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Chapter 1
Introduction
1.1 Why is electrothermal simulation important?
T he effects of heating are various and affect the performance – speed andpower dissipation – as well as the functionality, reliability and lifetime
of electronic devices, circuits and systems. The behavior of electronic systems
can be correctly modeled only by self-consistently solving the thermal and
electrical problems in a coupled electrothermal (ET) simulation.
This is crucial for modern design due to [1, 2]:
• aggressive scaling, leading increase in power density;
• the use of advanced materials with low thermal conductivity;
• the adoption of insulation schemes (e.g., trench-based).
ET effects can significantly change the electronic system behavior in pro-
found and a-priori unpredictable ways since introduce a nonlinear feedback in
the devices operation, which is inherently nonlinear in itself. This feedback
is caused by the fact that currents are determined by the voltage and tempera-
tures – but temperature is determined by dissipated power, which is given by
the product of voltage and current. By introducing a non-linear feedback loop:
• the whole system may become destructively unstable, leading to an un-
bounded increase of current and temperature (e.g., current hogging [3]);
• non-destructive instabilities and oscillations can occur, as described,
e.g., in [4–6]. ET effects will often in these cases lead to a reduction
in Safe Operating Area (SOA) [7–11].
• bifurcations can take place, i.e., more than one operating point exist [12–
14].
Moreover, convergence is a sensitive issue for ET simulation since multiple
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operating points can also exist due to the adopted mathematical form of the
device model, leading to non-physical solutions 1. Therefore, an effort must be
also made in order to reduce the computational complexity of ET simulations.
While ET effects have been historically relevant mainly for power devices and
whole systems (e.g., including PCBs), the interest has spread also to integrated
circuits (ICs) and radiofrequency (RF) devices. We report now some examples
of ET effects for different applications.
Signal and power integrity
Overheating adversely impact power and signal integrity [1, 17, 18]: e.g.,
non-uniform chip-temperature affects RC delay in an interconnect line, and
a thermally-induced propagation delay may lead to timing violation or clock
1As a simple example, let us consider the case of a diode that shows self-heating [15, 16]
according to the feedback depicted below. The diode current is given by
IDpV, T q “ IS exp
«
Vg
VT0
´ Vg
VT
ff«
exp
V
nVT
´ Vg
VT
´ 1
ff
, (1.1)
with voltage V , temperature T , activation energy Vg , ideality factor n, thermal voltage VT “
kT {q, and VT0 “ 0.25 mV. The temperature rise above ambient due to self-heating can be
written as
∆T “ RTH ¨ V ¨ I “ RTHPD (1.2)
with RTH thermal resistance (described in detail in Section 2.1), and T “ TAMB ` ∆T .
Equation (1.2) can be rewritten as a function of current as
I “ ∆T
V ¨RTH (1.3)
At a given voltage V , the two (1.1) and (1.3) must be both satisfied. This can be graphically
represented in the p∆T, IDq plane, where the dashed line corresponds to the thermal feedback
(1.2), and the solid line to the diode characteristic as a function of temperature (1.1). From the
plot is apparent that self-heating leadsfor a diode to the existance of two solutions due to the
interplay of (1.2) with a constant slope, and the exponential increase of (1.1). If an upper limit
to numerical value of the exponential function is given in order to avoid overflow, represented
with the dotted line, another non-physical solution appear.
I ( , )D VT
R PTH D
+
TAMB
ΔT
ID
ID
ΔT
physical
solution
non-physical
solutions
(a) (b)
1.1. WHY IS ELECTROTHERMAL SIMULATION IMPORTANT? 3
skew [19]. With respect to this topic, Section 4.2 reports an ET simulation
of an interconnect line in a highly-integrated module, while in Section 3.5 is
devoted to the analysis of a power delivery network, proposing a clustering
approach to reduce dynamic simulation time effort, and studying the possible
adoption of carbon-based materials.
Power devices
The characterization of power devices is application-critical, and is often made
by referring to standardized tests. In order to achieve a first-time right design,
“simulated testing” would therefore be useful [20, 21].
As an example, the Unclamped Inductive Switching (UIS) test of an
Insulated-Gate Bipolar Transistor (IGBT) is considered hereinafter [22].
Fig. 1.1 summarizes the circuit and typical behaviors for the UIS test, widely
used to identify the maximum energy sustainable by a device subject to high-
stress avalanche conditions. The idealized circuit used to perform the UIS
involves a load inductor L, unclamped since there is no free-wheeling diode.
Fig. 1.1. Schematic summary of the UIS test: circuit, maximum sustainable energy,
and three observable behaviors.
The typical UIS behavior can be described as follows, corresponding to
uniform current/temperature distribution [23]:
• The gate of the device under test (DUT) is pulsed for a time TON, and
during this time the current through the device increases linearly with a
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slope given by the ratio of the applied voltage and the inductance value.
At TON the current reaches its maximum value IMAX.
• Afterward, the device is turned off and the inductor forces it into the
breakdown region. During this phase the current decreases linearly again
with a different slope, since the voltage over the inductor is given by the
difference of the avalanche-sustaining breakdown voltage (BV), and the
supply voltage.
• The energy dissipated can be computed with elementary observations.
However, it has been repeatedly evidenced that uneven current/temperature
fields can occur in multicellular power devices subject to UIS test, thereby re-
ducing the ruggedness due to the higher temperature peaks with respect to
standard behavior, or even leading to sudden failures induced by hot spots well
below the expected sustainable energy limit [24]. Stable current nonhomo-
geneities have been detected through measurements performed at individual
pads [25] and maps obtained by lock-in thermography (LIT) [26]; in this case,
the BV waveform either exhibits a small drop or it is negligibly impacted. Ir-
reversible device failures have also been found to occur, which manifest them-
selves with a dramatic BV collapse [3, 27, 28], and are commonly associated
to an unstable current crowding over a small device area (also referred to as
hogging), as witnessed by a first-order circuit simulation approach [27] and
LIT [28]. Lastly, a hopping phenomenon, i.e., a fast activation/vanishing of
filaments over different device portions, has received attention in a number
of papers [3, 29–33]. This mechanism, experimentally observed through in-
frared (IR) temperature maps [31] and current measurements carried out with
a Rogowski coil setup [32], has been correlated with the occurrence of BV
oscillations [3, 29, 31–33], as evidenced also by simple 2-D [29] and two-cell
3-D [3] finite element method (FEM) simulations.
Hogging and hopping phenomena can be simulated only by including ET
effects. It is worth noting that the aforementioned uneven current/temperature
fields reduce the device ruggedness due to the higher temperature peaks with
respect to stable behavior, and might lead to sudden failures well below the
expected sustainable energy limit. In Section 4.3 ET simulations are per-
formed exhibiting hogging and hopping, with the latter ascribed to the S-
shaped avalanche curve.
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RF devices
Dynamic ET effects play an important role in determining the behavior of
Power Amplifiers (PAs) operating according to WLAN standard defined by
IEEE802.11. WLAN is based on a time-division duplexing system: the output
PA of the mobile unit is continuosly switched on (for transmission) and off
(for receiving) to save power, as in Fig. 1.2. After each switch the connection
with the mobile unit is re-estabilished through a training sequence used to set
the automatic gain control and to calibrate phase, amplitude and timing of the
signal. The training signal lasts 20 µs and it is assumed that the transmit power
level is constant until the end of the packet, which is not correct due to thermal
effects. This results in higher dynamic Error Vector Magnitude (EVM), i.e., the
magnitude of the difference between the measured vector for a coded symbol
and the ideal vector, with respect to the one that would be measured in static
condition [34].
Significant ET effects take also place when a PA is subject to a two-
tone excitation. Under a two-tone excitation, if the difference frequency is
small enough, a temperature and transconductance oscillation takes place. The
transconductance change implies the generation of new spectral components,
thus worsening the PA performance [35]. Therefore, it is crucial to account for
dynamic ET effect for RF circuit analysis.
Fig. 1.2. Some examples of ET effects relevant for RF devices [34, 35].
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1.2 Electrothermal simulation methods and TFBs
The approaches to ET simulation can be roughly divided into four classes:
1. Physics-based (device-level), in which the the simulator solves the full
physical model for the electrical and thermal quantities.
2. Relaxation method, in which the thermal and electrical problems are
treated separately by two simulators, and a supervisor is used to ex-
change data between them, as depicted in Fig. 1.3.
3. Model order reduction (MOR)-based methods, in which the whole sys-
tem equations – given by discretization of PDEs – are reduced and pro-
jected with suitable manipulations in a state-space form (e.g., [36]).
MOR-based methods are commonly used when multidomain simula-
tions have to be performed such as for Micro Electro-Mechanical Sys-
tems (MEMS) [37], or specific models e.g., for transmission line de-
tailed ET analysis [38].
4. Thermal Feedback Block (TFB)-based (sometimes referred to as ”di-
rect”), as depicted in Fig. 1.4. In this case a standard circuit tool (e.g.,
PSPICE [39]) is used to perform the coupled ET simulation, in which
the thermal problem is modeled through an electrical equivalent with
the thermal equivalent of the Ohm’s law.
Fig. 1.3. Simplified scheme of a relaxation method.
Fig. 1.4. TFB-based ET simulation scheme.
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Physics-based (device-level)
In physics-based simulation a fully-coupled system of partial differential equa-
tions or integral-differential equations is written for the DUT. Considering an
electronic device, going from the most detailed to the simples, there are [40]:
• The Boltzmann Transport Equation (BTE), which gives as output the
statistic distribution of the carriers and phonons.
• The Hydrodynamic model, obtained as a moment approximation from
the BTE, in which different temperatures are used for the crystal lattice,
electron and holes.
• The Thermodynamic model, simple extension of the drift-diffusion, in
which both the carriers and the crystal lattice are assumed to be at the
same temperature.
The ET simulation at device level is the most detailed and in-depth method.
However, it requires a very high computational effort. Therefore only some
small device sections or idealized structures can be simulated.
Relaxation method
In the relaxation method, a dynamic ET simulation is performed according to
the flowchart in Fig. 1.5, assuming for example SPICE as the circuit simula-
tor, and COMSOL [41] as the thermal simulator. The main advantage of this
method lies in the possibility of using stable commercial tools. However, the
computational effort is still high enough that only fairly simple systems can be
simulated; moreover, the numerical stability is an issue in the supervisor – i.e.,
the program responsible for interfacing the two tools – since the electrical and
thermal problems time constants are usually characterized by different orders
of magnitude, leading to extremely stiff problems.
TFB-based
A technique which is very effective and easy to integrate into the standard de-
sign flow involves the use of an electrical equivalent of the thermal problem
through the thermal equivalent of the Ohm’s law as fully detailed in the fol-
lowing Section: the temperatures and the dissipated powers are represented as
voltages and currents, respectively.
We denote as Thermal Feedback Block (TFB) a SPICE-like circuit suited to
describe the power-temperature feedback, i.e., that given as input the dissipated
powers of theM active devices, provides as output their temperature rises over
8 CHAPTER 1. INTRODUCTION
Fig. 1.5. ET simulation with relaxation method - flow chart [42].
1.2. ET SIMULATION METHODS AND TFBS 9
ambient 2. The TFB, besides enabling purely thermal analyses with arbitrary
power profiles that would be unviable otherwise, can be also used to perform
extremely effective ET simulations, as schematically depicted in Fig. 1.6:
• The electronic active components are implemented by means of the
following procedure: the standard device is replaced by a subcircuit
equipped with the conventional electrodes and two additional terminals,
namely, an input node fed with the temperature rise above ambient, and
an output node providing the dissipated power. The subcircuit is com-
posed by (i) a standard device component as a main element, as well as
(ii) resistances, and supplementary linear/nonlinear controlled sources
to include specific physical mechanisms and to allow the variation of
the temperature-sensitive parameters during the simulation run;
• The electrical macromodels are connected to the TFB in order to account
for the power-temperature feedback: the temperature rise provided to
each electrical device is determined at any time instant from the pow-
2Besides the techniques described in Chapters 2 and 3, TFBs can be also obtained
• directly from the Fourier heat equation discretization [43, 44];
• from analytical approximations of the Fourier heat equation solutions [45];
• from more advanced heat equations [46, 47];
• independently from boundary and initial conditions of the thermal problem [48, 49].
temperature rises over ambient (input)
1
standard terminals
(e.g., G, D, S)
PD1
ΔT1
dissipated powers (output)
M
PDM
ΔTM
2
PD2
ΔT2
subcircuits for the
active components
TFB
ΔT1
ΔT2
ΔTM
PD1
PDM
PD2dissipated powers
(input)
temperature rises
over ambient
(output)
Fig. 1.6. Schematic representation of the strategy to perform an ET analysis in a
circuit simulation tool.
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ers dissipated by all the active components, i.e., the heat sources in the
thermal model;
• As a result, the dynamic ET behavior of the electronic system is repre-
sented by a merely electrical network that can be solved by a commercial
circuit simulator with little requirement in terms of CPU time and mem-
ory storage, as well as reduced possibility of convergence problems.
The aforementioned approach is suited to perform fast and effective dy-
namic ET analyses of electronic systems, circuits, and multicellular / multifin-
ger devices, as described for a variety of case studies in Chapter 4.
1.3 Thesis outline
After this brief introductory chapter, featuring the motivation behind this work,
the following 3 main core chapters are focused on thermal analysis, TFBs, and
their applications.
TFBs assuming constants material parameters, i.e., linear thermal prob-
lems, can be built starting from either measurement or simulation data by re-
sorting to many macromodeling techniques. In Chapter 2 an in-house tool
for the identification and synthesis of linear TFB is described, and the network
topologies performance in PSPICE is compared. As an example, the extrac-
tion of a TFB for an ultra-high integrated system suffering from significative
thermal issues is presented.
Contribuition that were made to overcome some of the limitation of linear
TFBs are reported in Chapter 3. Starting from a suitable interpolation of lin-
ear TFBs, more general parametric TFBs are introduced that allows taking into
account variations according to a number of design parameters. Subsequently,
the tool denoted as FANTASTIC based on Multi-Point Moment Matching is
presented as an advanced linear TFB, featuring unprecedented speed and ac-
curacy with respect to conventional solutions. A nonlinear TFB is, then, in-
troduced for a single heat source and its applicability shown with a relevant
case study. Some advancements toward the use of energy-balance models to
describe the heat propagation in state-of-the-art SiGe heterojunction bipolar
transistors are presented. Lastly, a node clustering strategy for power delivery
networks is presented, also comparing the performance of copper interconnects
with carbon-based materials.
Chapter 4 is devoted to the application of TFBs in realistic cases of inter-
est of dynamic ET simulations for electronic devices, circuits and systems.
Finally, Chapter 5 provides the main conclusions.
Chapter 2
Identification and synthesis of
linear TFBs
T FBs in which the material parameters are assumed to be temperatureinsensitive, can be obtained by resorting to linear macromodeling tech-
niques as detailed in this Section, starting from either measurements or simu-
lations. The thermal problem is described as an “input-output” process, where
the heat dissipation takes place in some specific regions – heat sources (HSs) –
and the temperature is to be modeled only in assigned positions which are rel-
evant from an electrical viewpoint: e.g., for a bipolar junction transistor (BJT)
heat dissipation occurs in the base-collector space-charge region while the tem-
perature is to be evaluated at the base-emitter junction. The equation describ-
ing the linear thermal conduction problem in a non-nanometric bounded re-
gion is the Fourier heat equation, which relates the generated power density g
[W/µm3] and the temperature T [K]
ρ prq c prq BT pr, tqBt “ ∇ ¨ rk prq ¨∇T pr, tqs ` g pr, tq (2.1)
being ρ is the mass density [kg/µm3], c the specific heat [J/(kgK)] and k
the thermal conductivity [W/ µmK] of the medium. Equation (2.1) is com-
pleted by considering uniform initial condition, and Dirichlet, Neumann or
mixed boundary conditions (BCs). A compact thermal model describing
the heat propagation, which can be synthesized into a TFB, is schemati-
cally represented as in Fig. 2.1. The average temperature rises over ambient
∆Ti “ Ti´TAMB induced by the dissipation of the spatially dependent power
densities giprq (with total power PDi) can be modeled through an equivalent
11
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circuit with the thermal equivalent of the Ohm’s law, namely with ∆Ti corre-
sponding to voltages and PDi to currents. Such correspondence is theoretically
sound since there is a formal equivalence between a suitable RC network and
(i) any spatial discretization of the linear Fourier conduction equation, and (ii)
its solution as an eigenvalue problem [50, 51].
Ω
ΔT1
g ( )1 r
ΔT
2
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( )
2
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1 P D1
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-
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3
P D3
ΔT
3+
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Fig. 2.1. Schematic representation of the compact thermal model for a problem with
3 heat sources [50, 51].
2.1 Thermal resistance and impedance
Self-heating
For the sake of simplicity, let us first consider the case of a single HS so as
to provide some basic theory, corresponding to the case of one device or an
isolated element in a more complex electronic system.
The thermal resistance RTH is defined as the steady-state temperature in-
crease over ambient subsequent to the dissipation of a power PD, normalized
to PD itself
RTH “ T ´ TAMB
PD
“ ∆T
PD
(2.2)
RTH is dependent on the material and geometric properties.
The transient thermal behaviour is described with the thermal impedance
ZTHptq [52], defined as the thermal step response of the device, i.e. the tran-
sient temperature rise over ambient due to the application of a power step of
amplitude PD, normalized by its amplitude
ZTHptq “ ∆T ptq
PD
(2.3)
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RTH is the steady-state value of the thermal impedance, i.e.,
RTH “ lim
tÑ8ZTHptq (2.4)
A typical plot for the thermal impedance is depicted in Fig. 2.2, with log time
axis. Log time samples is used for both simulation and measurements since
ZTHptq spans multiple decades.
t
PD
t [log]
RTH
ZTH
Fig. 2.2. Thermal impedance definition.
It is worth noting that this nomenclature, while commonly adopted in the
literature, is not consistent with the usual one adopted in electrical circuit the-
ory, where “impedance” is used to express the Fourier transform of the impulse
response. We denote with the symbol ZTH,impulseptq [K/W] the temperature
rise above ambient generated by a power impulse applied at t=0, normalized
to its amplitude, representing the derivative of the thermal impedance ZTHptq.
ZTH,impulseptq “ d
dt
ZTHptq (2.5)
If ZTHptq is known, due to the assumption of linearity corresponding to con-
stant material parameters, the temperature rise above ambient due to the appli-
cation of an arbitrary power profile PDptq can be expressed as the convolution
between PDptq and ZTH,impulseptq
∆T “
tż
0
ZTH,impulsept´ τqPDptqdτ (2.6)
Considering problem (2.1), ZTH,impulseptq can be obtained by solving the heat
equation as an eigenvalue problem [53]:
ZTH,impulseptq “
8ÿ
k“1
Γke
´λkt (2.7)
being λk real positive eigenvalues constituting a monotonically increasing se-
quence, and Γk positive shape factors for the considered physical domain. It
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is worth noting that, due to properties of (2.7), ZTH,impulseptq is positive and
ZTHptq is monotonic. Due to the linearity assumption of the thermal problem,
it is possible to define the frequency and Laplace domain thermal impedance
as the Fourier and Laplace transform of ZTH,impulseptq, respectively (as done,
e.g., in [54] introducing a phasor notation for the power and temperature).
There is a steadily increasing interest in the thermal impedances in the fre-
quency domain, as shown by recent studies both for simulation [55–60] and
most importantly for novel measurement techniques [54, 58, 61–64]. Taking
the Laplace transform of (2.6) and (2.7), we get
∆T psq “ ZTH,impulsepsqPDpsq (2.8)
ZTH,impulsepsq “
8ÿ
k“1
Γk
s` λk (2.9)
ZTH,impulsepsq being passive and Positive Real (PR) [53]. It is apparent that
(2.9) can be interpreted as a single-port electrical equivalent of the thermal
impedance, since it is the electrical impedance of a canonical Foster represen-
tation (form I) of a distributed passive lumped RC network, albeit of infinite
length, with proper positive values for the parallel pairs of resistors R and
capacitors C thus providing a non negative impulse response [53]. By consid-
ering a finite sized Foster network of nc RC pairs, a finite fit is assumed, which
will be characterized by an error depending on the number of poles used, i.e.
on the fit accuracy:
ZTH,impulsepsq “
ncÿ
k“1
Γk
s` λk Ø ZTH,impulsepsq “
ncÿ
k“1
Rk
1` sRkCk (2.10)
Rk “ Γk{λk Ck “ 1{Γk (2.11)
PD
n pairsc
DTfit
DT
infinite pairs
Fig. 2.3. Foster network for self-heating [52].
The thermal impedance can be characterized in the time domain by its
thermal risetime, and in the frequency domain by its thermal cutoff frequency
as depicted in Fig. 2.4:
2.1. THERMAL RESISTANCE AND IMPEDANCE 15
• The thermal risetime tR is defined as the difference of the time instants
in which the thermal impedance is the 90 % and 10 % of its steady state
value
tR “ t90% ´ t10% (2.12)
• The thermal cutoff frequency fTH is defined as the 3db frequency
of |ZTHpfq| - namely, the value of frequency for which the thermal
impedance spectrum is reduced with respect to the steady state value by
a factor of
?
2
|ZTHpfTHq| “ RTH?
2
(2.13)
fth
RTH / 2
 
 
|Z
TH
|
f [Hz]
RTH
tr = t90%-t10%t90%t10%
10% RTH
90% RTH
RTH
 
 
Z T
H
time [s]
Fig. 2.4. Thermal cutoff frequency fTH (left) and risetime tR (right) of ZTH .
Mutual heating
The single-port network can only be used to describe self-heating, i.e., the heat-
ing on a device/chip due to the power dissipated by the device/chip itself. If the
electronic system under analysis includes M power-dissipating regions (corre-
sponding to M HSs), the thermal interactions are taken into account through
the mutual (coupling) thermal impedance ZTHijptq, which – in analogy to
(2.3) – is defined as
ZTHij ptq “ ∆Ti ptq
PDj
“ ∆Tj ptq
PDi
(2.14)
that is, it represents the temperature rise over ambient of a HS due to the activa-
tion of the other, normalized to the power dissipated by the latter. It must be re-
marked that, in spite of the (unfortunate) nomenclature, the mutual impedance
must be considered as an indicator of the thermal coupling degree between the
HSs.
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Thermal impedance matrix
Self and mutual thermal impedances are the elements of the MˆM thermal
impedance matrix denoted with ZTH , symmetric due to the reciprocity of the
thermal problem. In this case, the electrical equivalent is given by a M-port
network relating the temperature rise over ambient ∆Tiptq and power PDjptq
defined at the i-th and j-th ports, respectively. The structure and properties
described for the single-port in Fig. 2.3 can be generalized by introducing a
RC Multi-port network [65]. The model is thus given in the form
ZTH,impulsepsq “
8ÿ
k“1
Rk
s´ pk (2.15)
where:
• all poles are real and stable;
• the residue M ˆ M matrices Rk are symmetric and positive semi-
definite;
thus ZTH,impulsepsq is Positive Real (PR).
Fig. 2.5. Basic synthesis topology for the ZTH matrix; labels l1, l2, ..., lN identify
network nodes.
For model (2.15) is possible to define a fit by considering a finite number of
poles, as depicted in Fig. 2.5. The usual evaluation of ZTH with a FEM tool is
obtained by performing transient thermal simulations for all the HSs, activating
only one of them at a time, while evaluating the temperature in all the regions.
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2.2 Description of the in-house tool
An in-house tool has been developed for the extraction of TFBs starting from a
measured or simulated thermal impedance matrix. The procedure, as schemat-
ically depicted in Fig. 2.6, involves two step:
1. Identification in which a compact model correctly describing the input
data is obtained, starting either from time or frequency-domain data;
2. Synthesis: an equivalent electrical network providing the same step re-
sponse of the model identified in the previous step is given as a netlist.
Fig. 2.6. Identification and synthesis schematic procedure.
The identification and synthesis sub-procedures are classified as depicted
in Fig. 2.7 according to the form of input data, which can be given in the time
or frequency domain, and to the hypothesis on the time constants that also
define the synthesized topology:
• All terms of the ZTH can be treated separately. This is the approach
mostly used for microelectronics and power eletronics applications (see
e.g., [52, 66–68]), and corresponds to the classical Foster network. The
identification is performed in the time domain by resorting to the semi-
empirical approach described in [69], or with optimization-based proce-
dures as described in Section 2.3.1. In the frequency domain the Vector
Fitting (VF) procedure [70–75] can be used, e.g., exploiting its open
18 CHAPTER 2. LINEAR TFBS
Hypothesis on time constants
Common set Shared by columns Independent
Positive-Fraction VF
• Jakopovic
• Optimization-based
Optimization-based+
linear for off-diagonal
11 12
21 22
Z Z
Z Z
æ ö
ç ÷
è ø
T
im
e
111
1
2
222
Z
Z
Z
Z
æ ö
ç ÷
è ø 1
11
2
12
22 Z
Z
Z
Zæ ö
ç ÷
è ø
F
re
q
.
Time Domain PFVF
Positive-Fraction VF Vector Fitting (VF)
Synthesis topologies
Identification procedures
Multi-Port CS-based Foster
Fig. 2.7. Classification of the implemented identification and synthesis routines.
source implementation [76].
• At the other end of the spectrum, a common set of time constants can be
assumed to be shared among all the element of the thermal impedance
matrix, as obtained from the theory reported in [65]. In this case the
identification can be performed with variants of the VF with passivity
enforcement, such as the Positive Fraction VF (PFVF) [77, 78] for the
frequency domain data, and the Time Domain VF (TDVF) [79, 80] with
subsequent passivity enforcement [81–83] or the a-priori passive Time
Domain PFVF (TDPFVF) [84] for time-domain data. The synthesis is
then performed with the Multi-port topology [50, 51, 65, 78], relying on
ideal transformers.
• Walkey et al. describe in [85, 86] a thermal network compactly de-
scribing thermal coupling for DC. Assuming that the mutual thermal
impedances of a row/column of the thermal impedance matrix can be
described with the same time constants of the self-heating one, the afore-
mentioned network can be extended for the dynamical case [87]. The
identification can be performed in the frequency domain with variants
of the VF but considering a row instead of the full ZTH matrix; or in the
time domain in two steps (1) as described for the Foster network for the
terms Zii and (2) by solving a linear system for each mutual term Zij ,
i ‰ j, in which the time constants are known.
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2.2.1 Simple example on the applicability of the shared time con-
stant hypothesis
Besides the theoretical derivation in [65], the time constants sharing between
elements of ZTH can be also seen in the following simple two-source case.
Consider a homogeneous isotropic parallelepiped domain (with dimensions
A, B, C), with adiabatic lateral/top faces, and isothermal bottom. Assume
that two volumetric heat sources (VHS), denoted as #1 and #2 and shaped
as parallelepipeds are located in the structure. VHS #1 is activated with a
power step at t=0, and uniform power density g, while #2 is kept inactive. The
dimensions of VHS #1 are W “ x2 ´ x1, L “ y2 ´ y1, and H “ z2 ´ z1, as
shown in Fig. 2.8.
x
y
z
A
B
active VHS
x1 x2
y1
y2
z1
z2
isothermal @TAMB
adiabatic
(zero heat flux)
(0,0,0)
C
inactive VHS
#1
#2
Fig. 2.8. Representation of a parallelepiped domain with two heat sources.
The dynamic temperature increase over ambient normalized to the power
dissipated by #1 can be evaluated through the Green’s function method [88,89],
and is given by
ZTHpx, y, z, tq “ T px, y, z, tq ´ TAMB
gWLH
“ 2
kABCWLH
¨#
WL
8ÿ
p“1
1
ν3p
Zppzq
”
Z
1
p pz2q ´ Z 1p pz1q
ı ”
1´ e´αν2pt
ı
`
2W
8ÿ
n“1
8ÿ
p“1
1
γnνp
`
γ2n ` ν2p
˘YnpyqZppzq ”Y 1n py2q ´ Y 1n py1qı ¨
¨
”
Z
1
p pz2q ´ Z 1p pz1q
ı
¨
”
1´ e´αpγ2n`ν2pqt
ı
`
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2L
8ÿ
m“1
8ÿ
p“1
1
βmνp
`
β2m ` ν2p
˘XmpxqZppzq¨
¨
”
X
1
m px2q ´X 1m px1q
ı
¨
”
Z
1
p pz2q ´ Z 1p pz1q
ı
¨
”
1´ e´αpβ2m`ν2pqt
ı
`
4
8ÿ
m“1
8ÿ
n“1
8ÿ
p“1
1
βmγnνp
`
β2m ` γ2n ` ν2p
˘XmpxqYnpyqZppzq¨
¨
”
X
1
m px2q ´Xm1 px1q
ı
¨
”
Y
1
n py2q ´ Y 1n py1q
ı
¨
¨
”
Z
1
p pz2q ´ Z 1p pz1q
ı
¨
”
1´ e´αpβ2m`γ2n`ν2pqt
ı+
(2.16)
where α “ k{pρcpq is the thermal diffusivity, and
Xmpxq “ cospβmxq, Ynpyq “ cospγnyq, Zppzq “ cospvpzq (2.17)
X
1
mpxq “ sinpβmxq, Y 1npyq “ sinpγnyq, Z 1ppzq “ sinpvpzq (2.18)
βm “ mpi
A
, γn “ npi
B
, vp “ pipp´ 1{2q
C
(2.19)
ZTHpx, y, z, tq [K/W] can be reviewed as a thermal impedance field due to
the activation of VHS #1. By spatially averaging ZTH over the volume of
sources #1 and #2, the self-heating and mutual thermal impedances ZTH11 and
ZTH21p“ ZTH12q are obtained, respectively. From the inspection of (2.16), it
is apparent that these impedances can be expressed as
ZTH11ptq “
8ÿ
k“0
RTH11k ¨
´
1´ e´t{τk
¯
(2.20)
ZTH21ptq “
8ÿ
k“0
RTH21k ¨
´
1´ e´t{τk
¯
(2.21)
i.e., they share the same time constants (albeit in infinite number), which solely
depend on size and material properties of the domain. This result can be gen-
eralized to an arbitrary number M of HSs. In this case, all the elements of the
matrix will share the same time constants.
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2.3 Identification procedures
2.3.1 Time domain for single ZTH
The transient step response of a single-element Foster Network, i.e. a series of
nc RC pairs depicted in Fig. 2.3 [52], is used to describe the time samples of
the measured/simulated thermal impedance denoted with rZTHptq
ZTHptq « rZTHptq “ ncÿ
k“1
Rk
„
1´ exp
ˆ
´ t
τk
˙
τk “ Rk ¨ Ck (2.22)
The identification procedure recieves as input the time samples of rZTHptq, and
provides as output the values of the resistancesRk and the capacitances Ck (or
the time constants τk). In the following the quantities with Ă refer to the input
data.
For the simple case of the one RC pair it is possible to formulate the prob-
lem as a linear interpolation with R1=RTH by simply applying a logarithm.
For more than one pair nc ą 2 it is possible to resort to the Jakopovic´
method, fully-described in [69, 90], which is a semi-empirical optimization
by reduction and elimination, relying on the proper setting of a few empirical
parameters with no need to choose a starting point; however this method might
be cumbersome to carry out automatically for large matrices ZTH .
Another procedure is based on fminsearchbnd by John d’Errico [91]
an extension of the standard Matlab function fminsearch implementing the
Nelder-Mead Simplex Method, that allows the use of constraints on the solu-
tion:
• the time constants must be positive τk ą 0;
• the resistances must be positive and
ř
k Rk “ rRTH , and thus also Rk ărRTH@k.
The error to be minimized is the Root Mean Square (RMS) error normalized
to the steady-state value defined as
ErrRMSpZTHq “
gffeNtÿ
i“1
˜
ZTH ´ rZTHrRTH
¸2
(2.23)
where Nt is the number of time instants. The a-posteriori identification ac-
curacy can be evaluated by the following quantities in the time and frequency
domains:
• Maximum relative error in the time domain excluding the very fast tran-
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sient
Errrel,time “ maxi
ˇˇˇˇ
ˇ rZTHptiq ´ ZTHptiqrZTHptiq
ˇˇˇˇ
ˇ
for ZTHptiq ą t˚ rZTHpt˚q “ 30% ¨ rRTH (2.24)
• Risetime error (percentage)
Errtr “ 100 ¨
ˇˇˇˇ
ˇrtR ´ tRrtR
ˇˇˇˇ
ˇ (2.25)
• Cutoff frequency error
ErrfTH “ 100 ¨
ˇˇˇˇ
ˇ rfTH ´ fTHrfTH
ˇˇˇˇ
ˇ (2.26)
The convergence of the optimization can be accelerated by suitably chosing
a starting point. A good starting point can be obtained by assuming nc time
constants logarithmically-spaced in the interval bounded by
• one decade less than t1 : rZTHpt1q “ 0.1 rRTH
• one decade more than t2 : rZTHpt2q “ 0.9 rRTH
The estimation can be further improved by considering Ntrial random tests of
nc time constants, assuming logarithmically-uniform probability in the afore-
mentioned interval. Given a set of time constants, the thermal resistances
minimizing the RMS distance can be found as detailed in the following sub-
section. The trial which corresponds to the lowest error is given as input to
fminsearchbnd. Ntrial usually fixed to 1000, but it can be more since the
solution of a linear problem is not too computationally onerous. The chosen
interval for the τs has been found by trial and error as a compromise between
accuracy and convergence issues: taking a larger time constants span leads to
higher accuracy but often converge failure of the synthesized Foster network
due huge differences in order of magnitude of τs leading to an extremely stiff
numerical problem.
An alternative solution is given by the NonLinear Least Square (NLLS) op-
timization, again coupled with a proper optimization starting point [84]: rZTH
is approximated with the step response of a first-order system, the time con-
stant of which can be simply evaluated. Such a response can be seen as the sum
of nc responses with coincident real positive time constants. The identification
algorithm will then remove the repetitions minimizing the approximation error.
The idea is similar to [92].
The in-house tool allows the user to choose either:
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1. The number of target nc RC pairs to perform the identification or
2. A target accuracy defined with respect to Errrel,time and the maximum
number of trials. In this case the identification will start from a single
RC pair, gradually increasing the number until (i) the target accuracy is
met, (ii) the maximum number of trials has been reached or (iii) the error
does not significantly decrease in the three subsequent steps.
2.3.2 Time domain for single ZTH at fixed time constants
Let rZTHptq be known in Nt time instants denoted with ti. Assuming nc fixed
time constants, a linear least square problem can be formulated as follows:
minpSq “ min
Ntÿ
i“1
#rZTHptiq ´ ncÿ
k“1
Rk
„
1´ exp
ˆ
´ ti
τk
˙+2
“
min
Ntÿ
i“1
#rZTHptiq ´ ncÿ
k“1
Rkckptiq
+2
(2.27)
where ckptiq is given by
ckptiq “
ncÿ
k“1
„
1´ exp
ˆ
´ ti
τk
˙
(2.28)
and is a known quantity since only the time constants are present.
Equating the derivative of the quadratic distance S to 0, the minimum can
be evaluated with the following overdetermined linear system in Rk
BS
BRk “ 0 Ñ
»—– akl ¨ ¨ ¨ ¨ ¨ ¨... . . . . . .
1 ¨ ¨ ¨ 1
fiffifl R´ “
»—– bk...
RTH
fiffifl (2.29)
where
akl “
Ntÿ
i“1
ckptiqclptiq (2.30)
bk “
Ntÿ
i“1
rZTHptiqckptiq (2.31)
and the last row is the condition over the sum
ncÿ
k“1
Rk “ rRTH (2.32)
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The aforementioned system can be readily solved with the built-in MATLAB
command lsqnonneg.
2.3.3 Positive Fraction Vector Fitting
We recall from Section 2.1 that a finite fit of the thermal impedance matrix for
M heat sources in the Laplace domain ZTHpsq can be written as
ZTH psq “
Npÿ
n“1
Rn
s´ pn (2.33)
where pn is a vector of Np real stable poles, and the corresponding residues
Rn are Np M ˆM matrices real, symmetric and positive semi-definite. The
electrical equivalent for the thermal problem is a concretely passive [93] RC
network i.e., with R and C positive and poles are real and stable, and the Foster
expansion form of (2.33) is complete [53, 65]. All the aforemantioned proper-
ties must be preserved in the identified model. The identification is performed
in a two-step process:
1. Pole identification. A set of stable poles is identified using the vector
fitting (VF). In the identification process we also obtain a set of residues
that might or might not be positive semi-definite and is discarded.
2. Residue identification. At fixed poles, the residues are obtained by
formulating the following convex [94] optimization problem (subject to
linear inequality constraints)
tRnu “ arg min
tRiu
›››ZTHpjωkq ´ rZTHpjωkq›››
2
(2.34)
Rn ě 0 (2.35)
where (2.35) denotes positive semi-definite. The implementation of the
optimization problem within the CVX software environment [95] is de-
scribed in [78, 96, 97].
In order to perform the identification, the thermal impedance data must be
available in the frequency domain. If time-domain measurements or simula-
tions have been performed, those have to be preliminarily transformed in the
frequency domain. Such transformation is cumbersome due to the logarith-
mical spacing in time between samples, and can be performed with Szekely’s
Network Identification by Deconvolution (NID) [98, 99] described in Section
2.3.6. However, an additional error might be introduced due to this step that
could be avoided by implementing a similar identification procedure in the
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time domain, as described in the two following subsection [79, 80, 82–84].
It is also worth noting that the bigger component of the identification error
stems from the passivity enforcement (step 2). It is possible to synthesize the
feedback network skipping step 2: however, in this case there will be in the
synthesized network some RC pairs with negative resistance and capacitance
and that can cause instability in the simulation of more complex circuits, even
if by some it is even described as “advantageous” [100].
2.3.4 Time Domain Vector Fitting
In order to avoid a computationally-sensitive transformation from time-domain
data to frequency-domain data, the identification can be performed directly in
the time-domain with the generalized iterative TDVF scheme [79, 80, 101].
Let us now start from a single element of the thermal impedance matrix in
the Laplace domain Zpsq that is to be used to describe the input data of the
thermal impedance rZpsq
Zpsq « rZpsq “ Npÿ
n“1
Rn
s´ pn , (2.36)
The identification procedure has to optimize the vector of Np poles pn and
Np residues Rn so that the transient model response matches the original data.
We define a set of initial poles q0n at iteration i “ 0 to be logarithmically
distributed along the real negative axis (consistently to what is done in the
nonlinear optimization described in Section 2.3.1). The model (2.36) can be
thus written in the equivalent form
rZpsq “ řNpn“1 bns´q0n
1`řNpn“1 cns´q0n (2.37)
where the coefficients bn and cn are unknown. Considering a Laplace-domain
power input P psq, we want to enforce the following condition
∆T psq « rZpsqP psq. (2.38)
Multiplying by the model denominator leads to#
1`
Npÿ
n“1
cn
s´ q0n
+
∆T psq «
#
Npÿ
n“1
bn
s´ q0n
+
P psq (2.39)
which translates, after converting to time domain and evaluating both sides at
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the time points tk, into
∆T ptkq `
Npÿ
n“1
cn∆Tnptkq «
Npÿ
n“1
bnPnptkq, (2.40)
where
∆Tnptq “
ż t
0
∆T pτqeq0npt´τqdτ, (2.41)
Pnptq “
ż t
0
P pτqeq0npt´τqdτ “ e
q0nt ´ 1
q0n
. (2.42)
The numerical evaluation of ∆Tnptkq using the available temperature data has
to be done carefully since the temperature is usually available at log-spaced
time steps: a special handling of convolution integrals for speed and accu-
racy (recursive convolution with time-dependent coefficient) has to be used.
Collecting now (2.40) for all time samples tk leads to a linear system with
unknowns bn and cn, which can be easily solved in Least Squares (LS) sense.
As standard in VF and TDVF applications [70, 79, 80], the coefficients cn
are used to find the roots of the model denominator in (2.37), which are denoted
as q1n and used as starting poles for the second iteration i “ 1. Then, this pole
relocation process is iterated until the set qin stabilizes to the dominant poles of
the model pn according to
1`
Nÿ
n“1
cn
s´ q0n “
Nź
n“1
s´ qkn
s´ qk´1n
(2.43)
Once these poles are known, the residues Rn are computed by solving the
LS system having its k-th row
Nÿ
n“1
RnPnptkq « ∆T ptkq, (2.44)
which is obtained by multiplying both sides of (2.36) by P psq and converting
back to time domain.
The above procedure can be applied to self and mutual thermal
impedances, leading to different pole/residue pairs for each element of the
thermal impedance matrix. However, this procedure is most useful by using a
common pole set by forming a pole relocation system (2.40), which collects all
temperature responses at the same time, as fully detailed in [79, 80]. The pas-
sivity of the model can be enforced a-posteriori according to [82,83,102–104].
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2.3.5 Time Domain Positive Fraction Vector Fitting
The passivity enforcement can also be done a-priori with a time-domain for-
mulation of the PFVF. Let us now start from the model to be identified in the
form (2.33). By applying a unit power step, the convolution integrals for each
pole can be analytically solved, and the thermal impedance matrix is given by
ZTH “
Npÿ
n“1
Rn
´
1´ e´t{τn
¯
(2.45)
where the time constants τn are related to the poles pn by τn “ ´1{pn. The
physical realizability conditions in the time domain are thus
τn “ ´1{pn ą 0 (2.46)
Rn ě 0 (2.47)
where (2.47) is equal to the frequency-domain condition (2.35), and (2.34)
stems from the monotonicity of the thermal impedance.
As done in the PFVF, also in the Time Domain Positive Fraction Vector
Fitting (TDPFVF) the identification is performed in a two-step process:
1. Pole identification. A set of positive time constants (i.e., real stable
poles) can be identified either (i) using TDVF on ZTH , or (ii) using one
of the time identification procedures reported in Section 2.3.1 to perform
an element-by-element identification and collecting the time constants in
a vector
Ť
i,j,n
tτij,nu.
2. Residue identification. At given time constants, the residues are ob-
tained by formulating the following convex optimization problem, cor-
responding to the frequency-domain problem given by (2.34), (2.35)
tRnu “ arg min
tRiu
›››Zptkq ´ rZptkq›››
2
(2.48)
Rn ě 0 (2.49)
Problem (2.48), (2.49) is convex and can be solved with CVX [95]. The
optimal result is independent of the initial guess for residue matrices,
which is automatically provided by the solver: therefore the accuracy is
not directly related to that obtained in the first step, and is improved by
the convex identification.
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2.3.6 From time to frequency domain
With the Szekely’s method [98, 99] the time constant spectrum function de-
scribing the thermal resistances associated to the logarithm of the time con-
stants RTHpζq, ζ “ logpτq of a thermal impedance is evaluated with high ac-
curacy, thus allowing the conversion from time-domain samples to frequency
domain data. The thermal impedance ZTHptq can be written as a linear super-
position of exponential time responses with the continuous-time integral
ZTHptq “
`8ż
´8
RTHpζq
„
1´ exp
ˆ
´ t
τ
˙
dζ (2.50)
Substituting z “ expptq, the derivative of ZTHpzq can be written as a convo-
lution integral with known W pzq “ exprz ´ exppzqs [98, 99]
dZTHpzq
dz
“ RTHpzq bWpzq (2.51)
The time constant spectrum can be readily evaluated from (2.51) by transform-
ing in the Fourier domain, in which the convolution corresponds to a simple
product
RTHpΦq “ Z
1
THpΦq
W pΦq (2.52)
In the presence of noise Nptq, equation (2.52) suffers from an additional con-
tribution, which is enhanced by the extremely small high frequency compo-
nents of W pΦq
RTHpΦq “ Z
1
THpΦq
W pΦq `
NpΦq
W pΦq (2.53)
The noise is not, however, a critical issue for the deconvolution step a noise fil-
tering procedure based on a Bayesian estimation can be performed by resorting
to the iterative formula (45) in [99], the convergence and noise properties of
which are detailed respectively in [105], and [106]. Given the RTH at the n-th
step, the subsequent estimate at (n+1)-th step is given by [99, 105], with
Rn`1TH pΦq “ RnTHpΦq
«
W pΦq b Z
1
THpΦq
W pΦq bRnTH
ff
(2.54)
It can be shown that a fairly small number of iteration (in the order of thou-
sands) is adequate to achieve convergence and a significant reduction of noise
[90, 99, 105].
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2.4 Equivalent circuit topologies
2.4.1 Foster
The self-heating thermal impedance can be synthesized with a series of RC
pairs [52], as depicted in Fig. 2.3.
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Z ×P11 D1
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Z11
(NpM1
pairs)
ZM1
p2
PD2
(Np12
pairs)
(Np22
pairs)
Z22
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Z ×PMM DMNp =Npij ji
Fig. 2.9. Foster Network for ZTH .
The Foster topology can be used to account for the mutual interaction be-
tween HSs with the superposition principle by summing the temperatures (i.e.,
voltages) due to each contribution, as depicted in Fig. 2.9, in which each series
of RC pairs of different length represent a single element of ZTH .
LetNpS be the average RC cells number of the individual Foster networks
NpS “ 1
M2
¨
Mÿ
i“1
Mÿ
j“1
Npij (2.55)
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The Foster network requires
• NpS ¨M2 RC pairs and M2 controlled sources [68];
• the extraction of NpS ˆpM2`Mq parameters since Zij “ Zji pi ‰ jq
The synthesis is performed automatically from the identification data. In the
actual synthesis is convenient to place the self-heating thermal impedances
first, as it has been found by trial and error to improve convergence. This can
be explained by observing that the self-heating thermal impedance is the one
with fastest response, i.e. characterized by lower τs. Since the RC cells are
current-driven, the fastest cells at the top “pull up” easily the potential at the
nodes of the other thermal impedances. If instead, a slow thermal impedance is
at the input node, the upper potential is at the same forced to be slowly varying
while the potential closer to the ground is pulled up fast. A further modification
of the synthesis in Fig. 2.9 concerning the type of controlled source, is reported
in Section 2.4.4.
It is important to test the synthesized block in PSPICE by simulating each
thermal impedance, as the correct identification does not imply the network
convergence during simulation. An automated test routine has been imple-
mented to perform the simulation of each thermal impedance and the compar-
ison with the input data. Convergence of the network is a necessary – albeit
not sufficient – condition for the use of the TFB for dynamic ET simulations.
Since PSPICE does not support a logarithmically spaced time instants, a fairly
high number of points is taken into account by suitable partitioning of the sim-
ulation interval.
2.4.2 Multi-port
Given the identified ZTH in the form (2.33), the corresponding synthesis
scheme is depicted in Fig. 2.5. The aforementioned scheme requires a fur-
ther diagonalization for Rn leading to the values for R,C and the ratio of the
ideal transformers [107].
Let Rn be diagonalizable, with eigenvector column matrix Tn,
Rn˚ “ T´1n RnTn (2.56)
and Rn˚ is a diagonal matrix of eigenvalues
Rn˚ “
¨˚
˝rn˚,1 ¨ ¨ ¨ 0... . . . ...
0 ¨ ¨ ¨ rn˚,M
‹˛‚ (2.57)
Each Rn matrix can be expressed as a sum of M sub-terms of rank-1 matrices
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with only one non-zero element along the main diagonal
Rn “
Mÿ
m“1
Rn,m (2.58)
Rn,m “ T´1n Rn˚,mTn (2.59)
A real pole is syntesized by a single RC pair, with pole pn and residue rn
related to R,C by
ZTH,npsq “ 1{C
1{pRCq ` s “
rn
s´ pn Ñ C “
1
rn
, R “ ´rn
pn
(2.60)
All the RC cells in Fig. 2.5 are obtained with (2.60). Due to the diagonalization
process, each identified poles corresponds to M RC pairs – i.e., there is a pole
repetition with a factor M – since the Rn matrix has been expressed as a sum of
M elements. It is worth noting the pole repetition is not present in the identified
model in the form (2.33). The ideal transformer ratios can be obtained from
the first column of the Rn matrix by collecting its (1,1) element¨˚
˚˝˚ 1 kn,1,1 ¨ ¨ ¨ kn,1,M´1kn,1,1 k2n,1,1 ¨ ¨ ¨ kn,1,1kn,1,M´1
...
...
. . .
...
kn,1,M´1 kn,1,1kn,1,M´1 ¨ ¨ ¨ k2n,1,M´1
‹˛‹‹‚
m
(2.61)
There is no ideal transformer component in SPICE. However an ideal trans-
former of ratio k can be implemented in SPICE with a current-controlled
current-source at port (CCCS) 1 and a voltage-controlled voltage-source
(VCVS) at port 2, as depicted in Fig. 2.10.#
V1 “ kV2
i2 “ ´ki1
Ñ
#
V2 “ 1kV1
i1 “ ´ 1k i2
(2.62)
Fig. 2.10. SPICE implementation of an ideal transformer with controlled sources.
The synthesized TFB is depicted in figure 2.11. Assuming that NpG poles
are identified, there are:
• NpGˆM RC pairs and 2ˆNpGˆpM2´Mq controlled sources [108];
• NpG ˆ pM2 ` 1q parameters identified in a single step.
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2.4.3 Controlled-Source based
Walkey et al. describe in [85, 86] a thermal network allowing a compact de-
scription of DC thermal coupling. Assuming the mutual thermal impedances
Zij described with the same time constants of the self-heating Zii in the same
column, such network can be extended for the dynamical case as depicted in
Fig. 2.12. For this network the identification is performed in two subsequent
steps:
1. self-heating Zii are identified as in Section 2.3.1: in this step the RC
pairs in Fig. 2.12 are obtained;
2. mutual-heating Zij by solving the problem in Section 2.3.2, thus obtain-
ing the transformer ratios R in Fig. 2.12.
Assuming NpCS as the average poles for each self-heating thermal
impedance, there are
• NpCS ˆM RC pairs and NpCS ˆ pM2 ´Mq controlled sources (de-
creasing in number with weaker thermal coupling)
• 2ˆNpCSˆM parameters for theZii, andNpCSˆpM2´Mq transformer
ratio R parameters for Zji
2.4.4 Note on the choice of the controlled sources
In the Modified Nodal Analysis (MNA) – the formulation upon which relies
PSPICE – each additional network node introduces an unknown to be de-
termined. A sum of voltages, as in the right side of the Multi-port synthe-
sis (Fig. 2.11) with VCVS, can be more efficiently implemented by voltage-
controlled current-sources (VCCS) in parallel to a unit resistor: this substitu-
tion is depicted in the case of M=2 in Fig. 2.13, and in the following Section
we denote this topology as Multi-port B. Of course analogous substitution are
to be made for the Foster and CS-based topologies. Further implementation-
dependent optimization might be done by considering faster controlled com-
ponents (e.g., POLY in PSPICE up to 64 inputs).
2.4.5 PSPICE implementation notes
In order to add a TFB in a PSPICE schematic, two file are needed:
• A .lib file including the netlist, that starts from the input and output
pin definition. The .lib file can be easily adapted for different SPICE
versions.
• A .olb file with the symbol of the component described in the .lib
file. The .olb file can be generated from the represented .lib file
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Fig. 2.11. Multi-port synthesis in PSPICE.
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Fig. 2.12. Controlled-source (CS) based TFB.
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Fig. 2.13. Substitution of VCVS with VCCS in the multiport-B topology.
by using the command Export to Capture Part Library inside the Model
Editor of the PSPICE accessories.
The TFB can subsequently be added:
• Adding the .olb file among the project libraries.
• Adding the .lib file in the ”simulation profile”.
2.5 Topologies performance comparison
The described topologies were compared in terms of identification effort and
simulation time by considering as a case-study two power GaAs HBT arrays
exhibiting different thermal coupling between the individual devices (weak in
#1, tight in #2), and varying the number of transistors, as depicted in Fig. 2.14.
Fig. 2.14. Two GaAs HBT arrays with weak (#1) and tight (#2) thermal coupling
between the individual devices.
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Fig. 2.15 shows the transient nonuniform temperature field for array #1
with M=12, as determined by PSPICE simulation, and Fig. 2.16 depicts the
number of components (a), and the CPU time needed to perform the afore-
mentioned simulation (b) by imposing the same accuracy is the identification
step. The main results can be summarized as follows:
• due to its intrinsic flexibility, the Foster network requires the longest
identification time while more easily allowing a high degree of accuracy;
• the Foster circuit ensures the lowest number of components for a low
thermal coupling, while the highest is embodied in the Multi-port topol-
ogy(Fig. 2.16a);
• Foster and CS-based networks offer the fastest simulation run regardless
of thermal coupling, while the Multi-port variants are adversely-affected
by the pole repetition, which is not present in the identified model in the
form (2.33) - the most compact in theory [51, 65] (Fig. 2.16b).
• The Multi-port variant B is more effective than the A counterpart, thus
showing that the substitution described in Section 2.4.4 improves the
efficiency.
• The use of the CS-based network can be suggested for structures with
tight thermal coupling since it allows a fast identification, even if the
average number of poles NpCS (in Fig. 2.12) for the self-heating Zii is
slightly higher than the one used for the Foster network with the same
accuracy. It is worth noting that the CS-based network is the most com-
pact for describing DC coupling effect.
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Fig. 2.15. Transient temperature rises over ambient for the individual devices of array
#1 (M=12), as obtained by 1-s long ET simulation applying an emitter current IE=120
mA and a collector-base voltage VCB=3.4 V at the time instant t=0, with a step ceiling
amounting to 0.1 ms.
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Fig. 2.16. Comparison between the TFBs for the same accuracy in identifying the
thermal impedances, as obtained by suitably adjusting the number of RC pairs; (a)
number of components and (b) CPU time needed to perform the ET simulation in
Fig. 2.15 on a desktop PC.
2.6 Thermal analysis of UTCS
Emerging multichip technologies provide an opportunity to increase the in-
tegration density of semiconductor systems so as to yield smaller, lighter,
and cheaper products. Nowadays, extremely dense modules are fabricated in
UTCS technology [109], which exploits the recent advances in wafer thinning,
as well as in attachment, bonding, and interconnection. In UTCS systems,
multiple silicon chips thinned down to 10 µmare vertically integrated on a sin-
gle (inactive) host silicon substrate, being the electrical insulation among them
ensured by layers of benzocyclobutene (BCB), a photosensitive polymer with
good planarization properties [110–113]; the resulting stack provides larger
circuitry integration than in 2-D ICs. Unfortunately, UTCS architectures may
be subject to exacerbated thermal effects dictated by (i) the high power den-
sity and (ii) the low thermal conductivity of BCB (about 800 times lower than
that of silicon), which inhibits the downward heat propagation from the power-
dissipating regions to the board [110,111,113]. As a consequence, the potential
benefits of stacked architectures can be in principle achieved only by resorting
to thermal-aware design techniques based on reliable simulations.
A 2-layer UTCS structure containing two 10-µm-thick silicon chips, is
depicted in Fig. 2.17. The upper (2nd-level) chip is vertically insulated from the
buried (1st-level) one by a BCB planarization layer; the lower chip is attached
to the host silicon substrate by an adhesive BCB layer. The power-dissipating
circuitries lie on the top of the chips. The substrate backside is soldered to the
AlN package header by a Pb/Sn conductive grease. The header is assumed to
be in close contact with the board at ambient temperature (Tboard “ T0). The
horizontal and vertical dimensions of the module are reported in Table 2.1, and
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the parameters of the materials in Table 2.2. Adiabatic top and lateral faces of
the domain are assumed, which is reasonable due to the small influence of
natural convection [114]. It is noted that only one quarter of the structure
can be considered, the missing portion being virtually recreated by applying
adiabatic BCs over the planes of symmetry.
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Fig. 2.17. Cross-section of the stacked two-chip UTCS module under test (not to
scale).
Table 2.1. Values of the geometrical parameters indicated in Fig. 2.17.
Parameter Value [µm]
Wheader 15 000
Wsub 6 200
Wchip 5 620
WHS 4 240
tchip 10
tBCB 10
tBCB-ad 3
tsub 500
tPb/Sn 50
theader 760
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Table 2.2. Values of the material parameters.
Material ρ c k
[kg/µm3] [J/kgK] [W/µmK]
Si [4, 115, 116] 2.330 ¨ 10´15 711 1.48 ¨ 10´4
BCB [110, 117] 1.051 ¨ 10´15 1 267 1.80 ¨ 10´7
Pb/Sn [118] 11.200 ¨ 10´15 137 0.36 ¨ 10´4
AlN [119] 3.260 ¨ 10´15 748 1.50 ¨ 10´4
The thermal impedances vs. time ZTH11, ZTH22, and ZTHm were evalu-
ated via 3-D thermal-only COMSOL simulations [41] by alternately activating
the stacked silicon chips. The mesh, a detail of which is depicted in Fig. 2.18,
was rather cumbersome to generate due to the presence of layers with thick-
ness much lower than (i) horizontal dimensions, and (ii) thicknesses of other
layers; it was created with smart selective refinement strategies – available
in the recent software releases – and includes more than 1 million elements
(tetrahedra), involving about 1.5 million DoFs. The numerical simulation of
a transient thermal impedance over 2000 logarithmically-spaced time instants
was found to last nearly 7 hours on a workstation equipped with 2 hexacore
2.43 GHz CPUs and a 100 GB RAM.
Fig. 2.18. Detail of the COMSOL mesh corresponding to the analyzed UTCS struc-
ture.
The identification and synthesis was performed according to the flow chart
in Fig. 2.19. The full time-constant spectrum of the thermal impedances was
computed by NID as described in Section 2.3.6. In particular, ~650 RC time
constants were evaluated at this stage. By exploiting VF, 11 poles were demon-
strated to be enough to achieve a very good accuracy. This procedure was
performed without the need for real-pole enforcement, since no complex-
conjugate poles appeared when representing thermal impedances obtained
through detailed 3-D FEM simulations, although exceptions are expected if
significant numerical or experimental noise affects the input impedance data;
2.6. THERMAL ANALYSIS OF UTCS 39
in this case, proper pre-processing filtering or real-pole enforcement tech-
niques are to be employed. By employing PFVF (Section 2.3.3), a Multi-port
TFB (see Section 2.4.2) was determined for the structure under analysis.
FEM simulation
6.5×10 elements
5
9×10 degrees of freedom
5
Thermal impedance
Vector Fitting
(order reduction)
N 650p~
N =11p
Positive Fraction
passive residue
identification
SPICE synthesys
Pre-processing
M
a
c
ro
-m
o
d
e
lin
g
SPICE implementation
Fig. 2.19. Procedure based on PFVF for the TFB extraction as adopted in this Section.
Fig. 2.20 depicts the time evolution of the thermal impedances, as obtained
by FEM simulations, the 11-pole synthesis, and a single-time-constant repre-
sentation. An excellent agreement is achieved between numerical and 11-pole
data. It is noteworthy that the thermal impedance of the top (2nd) chip is higher
than that of the buried (1st) one, which is closer to the board kept at ambient
temperature.
Fig. 2.21 shows the results of a PSPICE [39] purely-thermal simulation
performed on the synthesized TFB; in particular, two power pulses with differ-
ent durations and values were applied to the stacked thin silicon chips and the
resulting temperature rises over ambient were determined.
Further studies on the UTCS structure have been performed:
• by including the temperature-dependence of the thermal conductivity, as
reported in Section 3.3;
• by performing an ET simulation of a signal interconnect line, as de-
scribed in Section 4.2.
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Fig. 2.20. Thermal impedances ZTH11, ZTH22, and ZTHm, as obtained by Comsol simu-
lations (dotted lines), 1-pole fitting (dashed), and ll-pole synthesized network (solid).
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Fig. 2.21. Temperature rises over ambient and dissipated power pulses against time
for the two stacked silicon chips, as obtained through a PSPICE simulation of the
11-pole TFB.
Chapter 3
Advanced TFBs and their
applications
3.1 Parametric linear TFBs
A parametric (or parameterized) macromodel allows describing the variation
of a thermal impedance matrix ZTHaccording to some design parameters (e.g.,
layout and material parameters variations) in a given range of the design space.
Parametric macromodels can be obtained from FEM discretization of the heat
transfer equation (e.g., [120]), or with a data-driven approach, extending what
is reported in Chapter 2 for linear TFBs following [121–125]. The adopted
parametric approach:
• recieves as input the ZTHpsq in the form (2.33) in given fixed points
g of the design space in which the variations are to be explored: the
input ZTHps,gkq are denoted as root macromodels, where k is an index
denoting a specific point;
• returns as output a parametric macromodel starting from the aforemen-
tioned samples ZTHps,gkq Ñ ZTHps,gq defined in all the points of
the design space in a given range, obtained with a suitable interpolation
of the root macromodels;
• the accuracy of the parametric macromodel is tested by comparison with
validation macromodels, i.e. macromodels that have not been used to
extract ZTHps,gq chosen in the points that are most critical for the in-
terpolation.
In order to better describe the approach, we will refer to a specific problem,
namely the parametric macromodeling of a High Electron Mobility Transistor
41
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(HEMT).
HEMT introduction and problem definition
HEMTs are unipolar field-effect devices where the current conduction is due
to a 2-D electron gas flowing through a low-resistivity thin undoped layer (also
referred to as channel) located at the junction between two materials with dif-
ferent bandgaps. In this layer, high mobility is reached since the carriers are
not subject to collisions with doping impurities and with the Si/SiO2 lattice
discontinuity like in conventional Si transistors. In addition, HEMTs enjoy
outstanding properties like high breakdown field and high saturation drift ve-
locity. All these benefits make such devices attractive for a large variety of
high-frequency applications where high gain and low noise are required, like
radars operating in extreme environments, microwave communications, and
radio astronomy [126].
In particular, GaN HEMTs offer the highest output power and are consid-
ered the most appealing devices for microwave power amplifiers [127–131].
However, these transistors suffer from ET effects induced by the fast designer-
induced growth in current (and power) density related to the higher signal
bandwidth requirements for modern communications. The resulting raise in
channel temperature reduces the low-field electron mobility, increases the
source resistance, and lowers the saturation drift velocity, thereby entailing
a distortion in the output characteristics, i.e., a decrease in the drain current for
a given bias condition [132–136]. Such effects can be exacerbated in multifin-
ger devices with an improperly-designed layout due to the thermal interactions
between individual transistors.
We therefore want to analyze the ET behavior of an 8-finger (i.e., 8-gate)
AlGaN/GaN HEMT grown on a 70-µm-thick 6H-SiC layer [137] as a func-
tion of the key layout parameters, namely, finger width W and center-to-center
spacing (also denoted as pitch) LGG between fingers, as depicted in Fig. 3.1:
such analysis is devised to improve the thermal ruggedness.
The procedure for the identification of TFB must be in principle performed
for any point in the design space. A drastic reduction in such effort can be
achieved by using the parameterized macromodeling approach – explained in
the following – since it allows determining ZTH for any point in the design
space so as to prevent (i) generating a new mesh and (ii) simulating a new
ZTH for any layout variation.
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W
LGG
gate fingers
Fig. 3.1. Schematic top-view representation of the HEMT layout illustrating the gate
fingers, the gate width W and pitch LGG.
Extraction of a parametric macromodel
The technique presented in [123] (with additional references [121, 122, 124])
allows the generation of a parameterized macromodel Hmodelps, gq to accu-
rately represent a set of multidimensional data samples tpsf , gkq,Hpsf , gkqu,
which depend on the complex frequency s “ jω and MG design variables
g “ pgpmqqMGm“1, namely, W and LGG in the aforementioned problem. A pa-
rameterized macromodel in a pole-residue form is given by
Hmodelps, gq “ C0pgq `
Npgqÿ
n“1
Cnpgq
s´ pnpgq (3.1)
where N is the number of poles.
1) Root macromodel extraction
The design space containing all design parameters g is partitioned into cells
using hyperrectangles (regular grids) or simplices (regular and scattered grids)
including the estimation and validation grid. The validation set points are
located at the center of the cells of the estimation grid. Fig. 3.2 shows a
possible normalizedn 2-D estimation and validation set with rectangular grid
cells. Using any frequency-domain method reported in Chapter 2, univariate
root macromodels Hmodelps, gkq are computed at the estimation design space
points. It is better to identify passive models since the passivity properties can
be extendend from the root macromodels to the parametric one under certain
assumptions [123].
2) Scaling and frequency shifting coefficient
A local parameterized macromodel is then associated to each cell that is a sub-
domain of the entire design space. We indicate a cell region of the design
space as Ωi, and the corresponding vertices as g Ωik . We note that each vertex
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Fig. 3.2. Estimation and validation set with rectangular grid cells (normalized
gp1q, gp2q are considered).
corresponds to a root macromodel Hmodelps, g Ωik q. For each cell, an optimiza-
tion procedure is used to find amplitude and frequency scaling coefficients that
make each vertex an accurate approximant of the other cell vertices (an er-
ror function to be minimized regulates the quality of this approximation). For
each vertex Hmodelps, g Ωik q, a set of amplitude α1,kpg Ωij q, j “ 1, . . . , Q and
frequency α2,kpg Ωij q, j “ 1, . . . , Q scaling real coefficients are calculated
min
α1,kpgΩij q,α2,kpgΩij q
Errp pHmodelps, g Ωik q,Hmodelps, g Ωij qq (3.2)
with pHmodelps, g Ωik q “ α1,kpg Ωij qHmodelpsα2,kpg Ωij q, g Ωik q (3.3)
α1,kpg Ωij q “ α2,kpg Ωij q “ 1, j “ k (3.4)
α1,kpg Ωij q ě 0 (3.5)
α2,kpg Ωij q ą 0 (3.6)
(3.5) and (3.5) being needed to build overall passive parametric macromodels
[123].
3) Multivariate interpolation of (i) scaling coefficient, and (ii) root macro-
models
Multivariate positive interpolation of the scaling coefficient is first performed,
obtaining functions in g starting from the samples, i.e.,
α1,kpgq Ñ α1pgq (3.7)
α2,kpgq Ñ α2pgq (3.8)
3.1. PARAMETRIC LINEAR TFBS 45
Finally, a parametrization is obtained for the root macromodels, and thus the
parametric macromodel Hmodelps, gq can be obtained. Further details about
the parametric macromodeling procedure can be found in [121–124].
Parameterized macromodel for thermal problems
Specifically for thermal parametric macromodels, a decomposition of the
frequency-domain data samples of Z was presented to enhance the modeling
accuracy and limit the computational cost of the simulations needed for the
macromodel generation, extending [125, 138].
Considering the set of thermal impedance matrices at the estimation points
Zpsf , gkq, the corresponding DC value Rpgkq is extracted and the initial
impedance data samples are pre-processed aspZpsf , gkq “ Zpsf , gkq ˝Gpgkq (3.9)
where ˝ denotes the Hadamard product [139] (entrywise product of two ma-
trices of the same size) and Gpgkq is the Hadamard inverse of the matrix of
thermal resistances Rpgkq and therefore each of its entries is
Gijpgkq “ pRijpgkqq´1 (3.10)
The matrix R is real, symmetric with all positive elements and positive def-
inite. Two macromodels are generated, pZmodelps, gq and Rmodelpgq starting
from the data samples rZpsf , gkq and Rpgkq, respectively. Rmodelpgq does not
depend on frequency and therefore a parameterized macromodel can be built
using standard interpolation/approximation models (e.g., radial basis func-
tions, polynomials, splines, etc.). Once both macromodels are generated, the
model Zmodelps, gq representing the original thermal impedance data samples
can be expressed as
Zmodelps, gq “ pZmodelps, gq ˝Rmodelpgq (3.11)
Considering a pole-residue form for pZmodelps, gq
pZmodelps, gq “ C0pgq ` Npgqÿ
n“1
Cnpgq
s´ pnpgq (3.12)
then (3.11) can be written as
Zmodelps, gq “ C0pgq ˝Rmodelpgq `
Npgqÿ
n“1
Cnpgq ˝Rmodelpgq
s´ pnpgq (3.13)
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It is worth remarking that this data decomposition is important for two main
reasons:
• it allows enhancing the accuracy of the macromodel;
• the sampling in the design space to get dynamic and steady-state thermal
response data samples can be decoupled, which helps reduce the overall
computational cost to build a parameterized macromodel.
The workflow for the extraction of the parameterized macromodel can be
summarized as follows:
• First, the thermal impedance matrices corresponding to the estimation
and the validation points are computed through 3-D FEM transient sim-
ulation with logarithmically spaced time samples so as to capture the
full evolution of the heat conduction.
• The full time-constant spectrum of the thermal impedances is achieved
through NID: the time-domain data are thus converted into frequency-
domain data.
• The frequency-domain data are identified using VF [70, 72], by which
reduced-order root macromodels with around 20 poles are derived for
each grid node.
• The parameterized macromodel is then obtained, and its accuracy
checked with the validation data.
8-finger GaN HEMT parametric macromodeling and ET simulation
The 3-D FEM simulations have been performed with the commercial tool
Comsol Multiphysics [41], with each channel associated to a thin heat source
(THS). In our analysis, W is varied in the range 75 µm to 150 µm, while LGG
spans from 15 µmto 45 µm. From a thermal viewpoint, W mainly influences
the self-heating thermal impedances, whereas LGG mainly impacts the mu-
tual impedances between fingers; it is worth noting that from the electrical
point of view a variation in W modifies also the current handling capability of
the whole device, which is instead independent of LGG. Fig. 3.3 illustrates a
portion of the Comsol grid corresponding to the device under test for W=75
µm and LGG=30 µm. The number of elements (tetrahedra) is almost layout-
independent, and amounts to about 2.5ˆ105. The evaluation of the dynamic
temperature field within the whole structure due to the activation of a single
HS required about 3 hours on a workstation equipped with 2 hexa-core Intel
Xeon E7450 CPUs and 100 GB RAM. Exploiting the structure symmetry, only
4 transient simulations were needed to compute the thermal impedance matrix
for a given layout configuration, which led to a total of about 12 hours. The
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dynamic estimation grid comprises the following 9 points: (W, LGG)=(75, 15),
(75, 30), (75, 45), (112.5, 15), (112.5, 30), (112.5, 45), (150, 15), (150, 30),
(150, 45) µm. The static estimation grid comprises 12 additional points: (W,
LGG)=(75, 22.5) (75, 37.5), (93.75, 15), (93.75, 30), (93.75, 45), (112.5, 22.5),
(112.5, 37.5), (131.25, 15), (131.25, 30), (131.25, 45), (150, 22.5), (150, 37.5)
µm, the simulation of which required only 20 minutes for each point. The
4 validation points needed to assess the model accuracy over design space
points not used for its generation, are (W, LGG)=(93.75, 22.5), (93.75, 37.5),
(131.25, 22.5), (131.25, 37.5) µm. Once the parameterized macromodel has
been extracted, the CPU time needed to perform a time-domain simulation of
the thermal impedance matrix for assigned geometrical parameters is only 0.22
s on a normal PC equipped with an Intel Core2 Extreme CPU Q9300 2.53GHz
and 8 GB RAM, with a significant gain compared to the time/memory required
by a conventional approach.
Fig. 3.3. Comsol mesh for the multi-gate HEMT under test with W=75 µmand
LGG=30 µm.
In order to fully characterize the accuracy of the proposed approach, the
following errors were suitably defined:
• relative error exluding short times which are less relevant for ET simu-
lations
ErrrelpZijq “ maxt
„
100 ¨
ˇˇˇˇ
Zijptq ´ Zij,modelptq
Zijptq
ˇˇˇˇ
(3.14)
for t ě t˚, Zijpt˚q “ 0.3Rij
• normalized relative error with respect to the steady-state values
ErrnormpZijq “ maxt
„
100 ¨
ˇˇˇˇ
Zijptq ´ Zij,modelptq
Zijptq
ˇˇˇˇ
¨ Rij
Rmax
(3.15)
for t ě t˚, Zijpt˚q “ 0.3Rij , Rmax “ max
ij
pRijq
• steady-state relative and normalized relative errors: equations (3.14) and
(3.15) , respectively, for tÑ8
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Fig. 3.4 depicts the comparison between the FEM data and the macro-
model output at the estimation points (a) for the self-heating term Z11ptq at
LGG=30 µm and W=75, 112.5, 150 µm, and (b) for the mutual impedances
Z12ptq and Z13ptq at W=112.5 µm and LGG=15, 30, 45 µm.
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Fig. 3.4. Comparison between 3-D FEM (dotted lines) and macromodel results (solid)
at the estimation points: (a) self-heating thermal impedance Z11ptq for transistors with
LGG=30 µm and W=75, 112.5, 150 µm; (b) mutual thermal impedances Z12ptq and
Z13ptq for transistors with W=112.5 µm and LGG=15, 30, 45 µm.
Fig. 3.5 shows a similar comparison for the validation points, depicting (a)
Z11ptq at LGG=22.5 µm and W=93.75, 131.25 µm, and (b) Z12ptq and Z13ptq
at W=131.25 µm and LGG=22.5, 37.5 µm.
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(b) W=131.25 µm
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Fig. 3.5. Comparison between 3-D FEM (dotted lines) and macromodel results (solid)
at the validation points: (a) self-heating thermal impedance Z11(t) for transistors with
LGG=22.5 µm and W=93.75, 131.25 µm; (b) mutual thermal impedances Z12(t) and
Z13(t) for transistors with W=131.25 µm and LGG=22.5, 37.5 µm.
In spite of the coarseness of the estimation grid, the macromodel exhibits a
good agreement with the input data, and the maximum values of the previously
defined errors at all validation points are reported in Tab. 3.1. The correspond-
3.1. PARAMETRIC LINEAR TFBS 49
ing errors at the estimation points assume lower values than in Tab. 3.1, which
is expected since the estimation points are used to generate the parameterized
macromodel.
Table 3.1. Parameterized macromodel validation errors
Error definition Value
Relative error (3.14) 10.8%
Normalized relative error (3.15) 2.75%
Steady-state relative error 10.4%
Steady-state normalied relative error 0.29%
The parameterized macromodel output is illustrated in Fig. 3.6, which
shows the dependence of Z11ptq upon W for LGG=30 µm, and of Z12ptq upon
LGG for W=112.5 µm.
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Fig. 3.6. Parameterized macromodel output for (left) self-heating thermal impedance
Z11ptq as a function of time and W, and (right) mutual thermal impedance Z12ptq as a
function of time and LGG.
The dynamic ET simulations of the device under test were performed
through PSPICE [39] by exploiting the strategy described in Section 1.2, with
electrical macromodeling built according to [140]. The device was biased by
applying VGS=0 V and a 200 kHz VDS=30 V pulse train with a 20% duty cy-
cle. Simulations were very fast (a CPU time amounting to a few seconds was
needed to analyze the device behavior over a time range of hundreds of µs)
and no convergence issues were encountered in spite of the sharp edges of
the pulses. Fig. 3.7 reports the temperature rise of the hottest finger for var-
ious layout configurations by keeping constant (a) the gate width W, and (b)
the pitch LGG. Results can be summarized as follows. The temperature peak
becomes lower with increasing LGG (Fig. 3.7a) since the thermal coupling be-
tween gate fingers decreases. A less intuitive behavior is obtained by increas-
ing W (Fig. 3.7b): the higher current handling capability due to the larger
finger area is effectively counteracted by the reduction in self-heating thermal
impedances, and only a marginal temperature growth is observed.
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Fig. 3.7. ET simulation of a 8-finger HEMT biased with VGS=0 V and a 200 kHz
VDS=30 V pulse train with a 20% duty cycle: temperature rise over ambient for the
hottest finger at various layout configurations (a) at fixed W, and (b) at fixed LGG.
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3.2 FANTASTIC – a tool for model-order reduction-
based TFBs
3.2.1 Tool flow-chart
An advanced category of linear TFBs is the one relying upon the Multi-Point
Moment Matching (MPMM) algorithm by L. Codecasa [50, 51, 141–151].
Fig. 3.8 depicts the schematic flow-chart of the tool denoted as FAst Novel
Thermal Analysis Simulation Tool for Integrated Circuits (FANTASTIC).
MPMM 
solver Electrical solver 
T
PD
Advanced 
TFB Circuit Device info (template)
Layout (.gds) Geometry and meshing Problem def.
Materials
Boundary conditions
Heat sources
T to be evaluated
Fig. 3.8. Schematic flow-chart of the MPMM tool denoted as FANTASTIC.
FANTASTIC receives as input the DUT layout mask data and technolog-
ical process information (e.g., thicknesses, mask biases) building the 3-D ge-
ometry with a custom script, exploiting Griesmann’s GDS II Libraries [152].
The subsequent meshing is then performed with Comsol [41], or for simpler
cases with the open source tool Salome [153]. The thermal problem is de-
fined through the material parameters, the BCs, the HSs and the region where
the temperature is to be evaluated. An alternative input possibility is given by
the use of a simplified template, i.e., a very basic geometric structure (e.g., a
trench-isolated transistor) completed with a small set of parameters provided
by the user. In this way simple thermal analyses can be performed requiring
no knowledge of thermal simulations.
FANTASTIC allows the performance of exceptionally fast dynamic ther-
mal and ET analyses of integrated semiconductor devices. First, a FEM model
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of the thermal problem is assembled by the tool starting from an input tetrahe-
dral or Cartesian mesh. Then a Dynamic Compact Thermal Model (DCTM)
is constructed, which, unlike other approaches, does not require brute-force
transient thermal simulations. The overall computational complexity for the
extraction and simulation of the DCTM is, in terms of CPU time and memory
storage, much lower than that needed by the best available commercial FEM
codes to carry out an accurate transient simulation for the same domain.
The achieved DCTM is then reformulated in a novel efficient Foster-like
TFB. Thermal and ET simulations using such DCTM typically imply 4-5 or-
ders of magnitude gains in CPU time and memory storage compared to the
direct use of the FEM model. Moreover, no information is lost passing from
the FEM model to the TFB constructed by the MPMM method, since after the
thermal or ET simulation, the whole space-time distribution of the temperature
rise and heat flow within the device can be reconstructed in a post-processing
stage.
3.2.2 MPMM algorithm
Fig. 3.9 shows a simplified description of the MPMM algorithm.
First, the linear dynamic heat diffusion problem is imported, comprising:
the mesh discretizing the geometry, the definitions of materials, boundary con-
ditions and HSs. Parallelepipedal and tetrahedral meshes can be used. Arbi-
trary heat capacity and tensorial thermal conductivity distributions can be de-
fined. Neumann’s, Dirichlet’s, or Robin’s boundary conditions can be applied,
and THS or VHS can be accounted for.
Secondly, the FEM is adopted for discretizing the heat diffusion problem
(2.1). In particular the mass matrix M and the stiffness matrix K of the prob-
lem are constructed. High-order basis functions can be used: in particular
second-order functions were used – as it is standard in Comsol –since first-
order basis functions were shown to lead to insufficient accuracy. The degrees
of freedoms (DoFs) of the temperature rise distribution, forming the N -row
vector xptq, are solution to the discretized linear dynamic heat diffusion prob-
lem
M
dx
dt
ptq `Kxptq “ gptq, (3.16)
in which the HS vector is
gptq “ GPptq, (3.17)
being Pptq the n-row vector of port powers, and G the N ˆ n matrix, the n
columns gi of which are the port power density distributions. The port tem-
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Fig. 3.9. Simplified flow chart of the MPMM algorithm.
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peratures form the n-rows column vector T ptq, defined as [144]
Tptq “ T0 `GTxptq, (3.18)
The discrete dynamic heat diffusion problem, which is a system of ordinary
differential equations (ODEs), is not directly solved. Instead a DCTM is con-
structed by an enhanced version of the MPMM algorithm [144, 154]. In its
basic form, the following dynamic heat diffusion problems are solved in the
complex frequency domain
pσjM`KqXipσjq “ gi (3.19)
for a tiny number of real positive values σj of the complex frequency, thus
evaluating with i “ 1, . . . , n and j “ 1, . . . ,m. The values σj of the complex
frequency are automatically determined on the real positive axis as a function
of the desired relative error ε as follows [154]. First, the minimum eigenvalue
λ and maximum eigenvalue Λ of the discrete dynamic heat diffusion problem
(3.16) have to be estimated. Next, the number m is determined as the smallest
integer such that
4expp´mpi2{logp4{k1qq ď ε, (3.20)
being k1 “ λ{Λ. The complex frequencies are then given by
σj “ Λdn
„
2j ´ 1
2m
K, k

, (3.21)
with j “ 1, . . . ,m, in which K is the complete elliptic integral of first kind
of modulus k, dn is the homonymous elliptic function of modulus k and k “a
1´ k12.
Lastly, by orthonormalizing vectors Xipσjq, with i “ 1, . . . , n and j “
1, . . . ,m, anNˆ nˆmatrix of moments V is derived, that is used for projecting
(3.16) – (3.18) and defining the DCTM, which results in
xMdpx
dt
ptq ` pKpxptq “ gˆptq, (3.22)
and
gˆptq “ pGPptq, (3.23)
Tptq “ T0 ` pGT xˆptq (3.24)
where xM “ VTMV, (3.25)pK “ VTKV, (3.26)
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pG “ VTG. (3.27)
and being pgi the n columns of matrix pG. Such DCTM allows approximating
both the port temperatures T(t) and the whole space-time temperature distribu-
tion as
xptq « Vxˆptq. (3.28)
It is worth noting that:
• The solution of (3.19) to determine the matrix of moments entails the
solution of a small number of linear systems, which can be solved very
quickly by suitably choosing the numerical algorithms exploiting the
system properties (sparse, banded).
• The DCTM is a compact model in the sense that is a system of ODEs in
the same form of the starting model, but requiring tens of DoFs instead
of millions.
• Yet, no information is lost since from (3.28) is possible to recover the so-
lution of the full FEM problem starting from the solution of the compact
model.
The basic form of the MPMM algorithm provides the desired level of ac-
curacy. Extending [144], it can be indeed rigorously proven an upper bound
for the error of the thermal impulse matrices∥∥∥ZTH,impulseptq ´ ZˆTH,impulseptq∥∥∥ ď ε ‖ZTH,impulseptq‖ , (3.29)
in which
‖ZTH,impulseptq‖ “
dż `8
0
trpZTTH,impulseptqZTH , impulseptqqdt. (3.30)
Similar results can be extended from the time to the frequency domain and
can be stated for the whole space-time temperature distributions due to power
impulses. They provide a strong theoretical guarantee for the convergence of
the method. Moreover this convergence is very fast being exponential with
respect to the number m of the determined complex frequencies, as a con-
sequence of (3.20). As a result, in practice accurate DCTMs can always be
obtained with small state-space dimensions. The MPMM algorithm efficiency
can be further enhanced by fine-tuning of the numerical solution of the very
few needed heat diffusion problems in the complex frequency domain, as de-
tailed in Algorithm 1 [154].
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Algorithm 1: Enhanced Multi-Point Moment Matching [154].
Set the relative error 
for i “ 1, . . . , n do
Set the linear space S0 “ H
1 Estimate the minimum eigenvalue λi and the maximum eigenvalue
Λi
2 Determine the mi complex frequencies σ1 ą σ2 . . . σmi´1 ą σmi
for j “ 1, . . . ,mi do
if j ą 1 then
3 Compute an approximation of Xipσjq by using the compact
thermal model Cj´1
4 Solve the discrete dynamic heat diffusion problem at complex
frequency σj for Xipσjq
5 Generate an orthonormal basis, forming the columns of matrix
Vj , spanning the linear space Sj spanned by Sj´1 and Xipσjq
6 Generate the compact thermal model Cj by projecting the
discrete heat diffusion equations onto the space Sj
Append the columns of Vmi to the columns of matrix V
7 Apply Singular Value Decomposition to V
Project the discrete heat diffusion equations onto the space spanned by
the columns of V
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3.2.3 Synthesis of advanced linear TFBs
By solving a generalized eigenvalue problem at negligible cost, the transfor-
mation of variables
xˆptq “ Qˆξˆptq, (3.31)
can be determined such that
QˆTMˆQˆ “ 1nˆ, (3.32)
QT KˆQˆ “ Λˆ, (3.33)
QˆT Gˆ “ Γˆ, (3.34)
in which Λˆ is a diagonal matrix. With this change of variables the DCTM
defined by (3.22) – (3.24) can be rewritten in the equivalent form
dξˆ
dt
` Λˆξˆptq “ ΓˆPptq, (3.35)
Tptq “ ΓˆT ξˆptq. (3.36)
which allows approximating the relation among the port variables and recon-
structing the DoFs of the FEM model in the form
xptq « VQˆξˆptq. (3.37)
The novel TFB, sketched in Fig. 3.10, is well-suited to be solved by means
of MNA, as in SPICE-like circuit simulators, since all circuit elements are
VCCS thus limiting the number of variables to n` nˆ. The depicted topology,
which fully describes the thermal behavior of an electronic device, circuit or
system, is general and can be implemented into any circuit simulator such as
e.g., PSPICE, ELDO, LTSPICE, Agilent Advanced Design System (ADS); in
order to achieve better performance, circuit simulator-specific commands can
be employed.
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Fig. 3.10. Proposed equivalent TFB provided by FANTASTIC.
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After the circuit simulation, as a post-processing stage, the whole space-
time distribution of temperature rise can be reconstructed at negligible compu-
tational cost and memory storage, for both thermal and ET simulations, using
(3.31). The output can then be plotted and analyzed with Paraview [155].
3.2.4 Dynamic thermal simulation of GaAs single-finger and
multi-finger HBTs
Hereinafter, a purely-thermal parametric analysis of single-finger and multi-
finger HBTs manufactured by RFMD [154, 156] with BiFET and HBT-only
processes [157] is performed with FANTASTIC. Fig. 3.11 shows a simplified
cross-section of a single-finger transistor. In BiFET devices, the additional
pHEMT layers (that include an InGaP etch-stop and InGaAs channel) are lo-
cated beneath the HBT, while in the HBT-only counterparts they are absent.
It is worth noting that materials constituting pHEMT layers suffer from low
thermal conductivity compared to GaAs. Both transistor categories are mesa
isolated. The DUTs can be contacted using two different approaches, one in-
volving first metal (0.74 µm Au), and another first metal with top metal (TM,
2.74 µm Au).
heat
source
B-E
junction
GaAs subcollector
pHEMT layers
GaAs collector
GaAs substrate
GaAs base emitter
WE
LE
T =300 KB
Fig. 3.11. Cross-section of a BiFET HBT under test evidencing the effective emitter
width WE and length LE, as well as the heat source geometry.
Fig. 3.11 also shows the details of the thermal problem:
• heat dissipation occurs in the fully-depleted collector region; the thick-
ness of the heat source is assumed to be that of the collector, while the
horizontal size is slightly lower than the emitter one;
• the temperature is evaluated at the base-emitter junction;
• the bottom is assumed to be isothermal; this corresponds to the contact
with an ideal baseplate at fixed temperature, which is the typical operat-
ing condition for the RTH measurement;
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• all the other surfaces are assumed adiabatic, i.e., the heat flow through
them is negligible;
• widely accepted literature values were employed for the material pa-
rameters, including binary and ternary alloys as reported in [119, 158];
in particular, k=0.44ˆ10´4 W{µmK, c=322 J/KgK, ρ=5.32ˆ10´15
Kg/µm3 were chosen for GaAs.
A commercial FEM program was used to generate the 3-D mesh for each
device; the top-view of the mesh corresponding to the WEˆLE “ 2ˆ3.5 µm2
BiFET DUT is illustrated in Fig. 3.12. The number of tetrahedra for an HBT
spans from 106 (for the shortest-emitter devices) to 1.5ˆ106 (for the longest).
The TFB extraction was found to require 7.5 min, with a further 1s for the
transient step response ZTHptq computation by using a fine discretization for
the time axis, with 1 GB RAM occupation on a PC with a single i7-3820QM
(quad core) 2.70 GHz CPU and 32 GB RAM; conversely, more than 8 hours
and approximately 10GB RAM are needed when resorting to a traditional FEM
solver.
Fig. 3.12. Top-view of the mesh corresponding to the BiFET device with WE ˆ LE “
2ˆ 3.5, and magnification of the mesa region.
Fig. 3.13 shows good matching between the experimental RTH values ex-
tracted by resorting to the procedure in [159] and those computed by FAN-
TASTIC for BiFET transistors with WE “ 2 µm as a function of LE.
Fig. 3.14 shows ZTH vs. time of BiFET HBTs with WE “ 2 µm and vari-
ous LE; a comparison with a few curves obtained for WE “ 1.6 µm transistors
evidences that the thermal performance degradation induced by the smaller
mesa and heat source is exacerbated for shorter emitters. The figure also il-
lustrates that an unacceptable inaccuracy arises when describing ZTH with a
single RC pair, while a good representation can be obtained by using at least
7-8 pairs e.g., by using the methods in Section 2.3.1: however, in this case, the
information over the computational domain will be lost.
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Fig. 3.13. Simulated (open squares) and experimental (filled) thermal resistance RTH
vs. emitter length LE for devices sharing WE “ 2 µm.
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Fig. 3.14. Simulated thermal impedance ZTHptq for transistors with WE=2µm and
various lengths LE (blue), along with the curves corresponding to WE =1.6 µm devices
with LE=3.5 and 40.5 µm (red). Also shown for the case LE =3.5 µm is the ZTH that
would be obtained by using a single-pole representation with an optimized thermal
capacitance (blue dot-dashed), and a Foster network with 7 RC pairs (blue dotted). A
and B identify the operating points at which the temperature maps shown in Fig. 3.15
are taken.
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FANTASTIC can be also used to gain an insight into the heat propagation
within the structure. Fig. 3.15 depicts the distribution of the temperature rise
over ambient normalized to the dissipated power (i.e., the ZTH field) for the
active region of the 2ˆ3.5 µm2 HBT at the time instants A and B indicated
in Fig. 3.14, corresponding to 0.1 µs and 1 ms after the application of the
power step, respectively, as computed by the FANTASTIC post-processing
[155]. The heat propagation – analyzed through the observation of various
temperature maps taken at time instants between A and B – can be described as
follows. At point A the heat is still mostly confined within the mesa; afterward,
it follows two paths to reach the backside metal (assumed to be an ideal thermal
ground); in particular:
• the downward heat flow crosses the pHEMT layers and the GaAs sub-
strate;
• the upward heat spreads into the whole metallization (including the
pads), and then enters the substrate through a thin SiN layer on which
the pads are sitting; this means that a parasitic thermal shunt effect takes
place, which contributes to mitigate the junction temperature.
At point B, the temperature field is close to the steady-state conditions. It can
be seen that the mesa is still much hotter than the surrounding regions.
Fig. 3.15. Spatial distribution of the temperature rise above ambient normalized to
the dissipated power [K/W] over a section vertically crossing the center of the heat
source, as determined by FANTASTIC for the BiFET device with WE ˆ LE =2ˆ3.5
µm2 at the operating points A and B indicated in Fig. 3.14.
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Fig. 3.16 compares the ZTH of BiFET DUTs with alternative variants,
namely, HBT-only devices without pHEMT layers, TM structures, and BiFET
with base-collector mesa reduced in width and length (in particular, the top
mesa layer is shrunk by 1.7 and 1.3 µmalong WE and LE, respectively), the
geometry of the HS being held fixed. An inspection of the curves reveals that:
1. in BiFET HBTs the heat flowing to the backside hits the pHEMT layers
after 0.1 µs;
2. after that time, the impedance for the HBT-only DUTs can be reviewed
as a downward-shifted version of the BiFET one. In particular, RTH
reduces by 5.5-6.5% regardless of the emitter length;
3. as far as TM transistors are concerned, it was found that RTH decreases
by 7-9% in comparison to the BiFET counterparts, thanks to the im-
proved metal path for the upward heat;
4. merely shrinking the base-collector mesa increases RTH by about 7%
for the short-emitter device, with little impact on the longer one.
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Fig. 3.16. Simulated ZTHptq for devices with WE=2 µm and LE=3.5 and 20.5
µm: comparison between BiFET transistors (black), devices without pHEMT layers
(green), TM HBTs (blue), and DUTs with shrunk base-collector mesa (red).
The above analyses confirm that FANTASTIC can provide simple guid-
ance on what device feature the ZTH should scale with. In particular, the
size of the base-collector mesa gives rise to a fundamental trade-off between
thermal and electrical performance; for example, undercutting the mesa [160]
reduces the base-collector capacitance, but leads to an increase in ZTH that
can offset the electrical benefit. Important information is gained on the ther-
mal performance sensitivity to emitter size and HS geometry. The results are
summarized in Fig. 3.17.
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Fig. 3.17. Summary of results for single-finger HBT.
As a second case-study, let us consider a four-finger HBT with area of each
emitter given by WEˆLE=2ˆ3.5 µm2. The 3-D mesh depicted in Fig. 3.18 is
composed by 2.7 million of tetrahedra of grossly different dimensions, thus
posing an ill-conditioned problem.
Fig. 3.18. HSs numbering in the simplified layout, detail of the geometry the mesa
regions, and a top-view of the constructed mesh.
The usual evaluation of ZTH with a FEM tool is obtained by performing
transient FEM simulations for all the HSs, activating only one of them at a
time. For the DUT, the evaluation of the curves depicted in Fig. 3.19 due to the
activation of a single HS – #1 in Fig. 3.19a, and #2 in Fig. 3.19b – lasts 25 hours
with 20 GB RAM occupation on a desktop PC equipped with 32 GB RAM
and a quad-core i7-3820QM: therefore, 100 hours are needed to determine the
whole ZTH . Conversely, by exploiting the MPMM approach with a 2nd-order
FEM discretization involving 3.7 million DoFs and an allowed relative error
of 1 ˆ 10´4, only 1.5 hours and 6 GB RAM are required for the extraction
of the TFB, with negligible time (ă 1s) to perform each transient simulation.
In spite of the short extraction time, an excellent agreement is achieved with
the reference FEM simulations, as shown in Fig. 3.19, illustrating that the pre-
scribed accuracy in terms of relative error is indeed correctly obtained. The
order of the extracted TFB exploiting the topology in Fig. 3.10 is 57 for all the
4 HSs, which implies 574 components with single-input VCCS. The PSPICE
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simulation time required to evaluate ZTH is negligible, and reported to be 0.05
s in the output file. The PSPICE results are depicted in Fig. 3.19 as well.
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Fig. 3.19. Comparison between transient thermal impedance simulations performed
with the compact model of FANTASTIC (solid), numerical FEM reference (dotted
lines), and synthesized PSPICE network (rhombi), activating (a) the outer heat source
#1 and (b) the inner #2.
Fig. 3.20 reports the spatial field of ZTH , at 10 ns, 1 µs, and 10 ms after the
application of the power step to the outer HS#1. For extremely short times, the
heat is still confined within the HS, as can be seen from the normalized tem-
perature rise at 10 ns. As it is witnessed by Fig. 3.19 at the vertical dashed line,
before 100 ns no perceptible heating affects the inactive fingers (i.e., the mutual
thermal impedances are 0 K/W). At 1 µs, the heat has reached the base-emitter
junction closest to the activated heat source through lateral heat spreading in
the common (lower) collector and subcollector mesa, and above through the
metal contact that connects the emitter regions. The steady-state condition at
10 ms plainly evidences the heat spreading over the emitter contact.
FANTASTIC can also be used to analyze arbitrary HS that would be unvi-
able to simulate with FEM. Let us now consider the concurrent application to
all HSs of:
• power steps of 2.5 mW. As expected, the inner junctions #2 and #3 heat
up more due to the stronger coupling with the surrounding HSs.
• upon reaching the steady-state condition for the power steps at 10ms, an
additional source of 0.25ˆr1´ cosp2pftqs mW with f=100 MHz.
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Fig. 3.20. Normalized temperature rise over ambient over a vertical section crossing
the center of the HSs, as evaluated in a post-processing step at 10 ns, 1µs, and 10 ms.
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Fig. 3.21 depicts the evolution of the average temperature rises over the
base-emitter junctions, within a time range spanning from the previous steady-
state condition to the new one; also reported is a detail of the temperature rise
oscillations occurring in a 0.5 µs-long time window for the outer HSs #1 and
#4. The time elapsed for the PSPICE simulation with the TFB amounts to 30
minutes, in spite of the very short maximum time step (0.1 ns); the same sim-
ulation would instead have been unviable using a FEM commercial tool. This
example proves the applicability of the proposed approach for even complex
dynamic ET simulations of electronic devices and circuits.
Fig. 3.21. PSPICE simulation of the DUT subject to the application of a power step
of 2.5 mW and, after 10 ms, of a further input given by 0.25 ˆ r1 ´ cosp2piftqs mW
with f=100 MHz to all HS: temperature rises after 10 ms for all fingers, and detail of
the thermal oscillations for #1 and #4.
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Summary of the advantages of FANTASTIC
The proposed tool FANTASTIC for dynamic thermal and ET simulations of
electronic devices, circuit and systems is:
• Fully automatic
• Accurate. The desired level of approximation can be set a-priori. The
tool allows evaluating the full space-time evolution of the temperature
field and heat flow in the whole domain, unlike other compact models.
• Exceptionally fast and less memory-demanding. The CPU time
needed by the tool for constructing the TFB is almost two orders of mag-
nitude smaller than that required by standard commercial thermal FEM
simulator for determining the power step thermal responses of the single
power sources. Performing thermal and electrothermal simulations with
the extracted TFB require negligible time with respect to the use of the
FEM model.
• Easily integrable into standard design flow. A novel TFB is provided
for efficient circuit simulation.
The tool can be used thus to improve the thermal ruggedness of electronic
products.
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3.3 Nonlinear TFB for one heat source
For some heat diffusion problems in electronic components, the temperature
dependence of thermal conductivities cannot be neglected [161, 162]. This
problem has earned recent interest by many authors [163–168].
The commonly adopted approach for constructing TFBs devised for non-
linear thermal problems is based on the Kirchhoff’s transformation [169–171],
by which the solution to the nonlinear heat diffusion problem is mapped onto
the solution to a linear problem, and its improvement by Batty et al. [172–174].
However, these approaches in practice provide exact results only assuming a
single material for the whole geometrical domain, while introducing large in-
accuracies in realistic structures.
In order to overcome the aforementioned inacuracies, in [162, 175, 176]
is reported an extension to the MPMM to nonlinear heat conduction starting
from [164, 177–179] and exploting results [180, 181]. The nonlinear TFB for
the case of a single heat source is depicted in Fig. 3.22, and its extension to the
case of a generic M -port [182] is currently under investigation.
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Fig. 3.22. TFB corresponding to the compact model reported in [162, 175, 176].
The TFB accuracy is demostrated by extending the analysis of Section 2.6
in the nonlinear case. Let us assume that the thermal conductivity can be writ-
ten, as it is common for materials used in microelectronics:
kp∆T q “ k1
ˆ
1` ∆T
T0
˙m
` k2 (3.38)
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in which parameters k1, k2, and m have different values in the individual lay-
ers. Table 3.2 gives the material parameters adopted for the analysis. Two
cases were analyzed: (i) case A, in which the thermal conductivity of BCB
was considered to be temperature-insensitive, as assumed in [110], and (ii)
case B, in which it was modeled as linearly increasing with temperature on the
basis of the experimental data shown in [117]. Both cases A and B are non-
linear since the temperature dependences of the thermal conductivities of Si,
Pb/Sn, and AlN are accounted for. The dissipated power density was assumed
uniform within each HS.
Table 3.2. Values of the material parameters.
Material ρ c k0 k1 m
[kg/µm3] [J/kgK] [W/µmK] [W/µmK]
Si [115, 183] 2.330 ¨ 10´15 711 1.48 ¨ 10´4 1.48 ¨ 10´4 -1.33
A) BCB [110] 1.051 ¨ 10´15 1 267 1.80 ¨ 10´7 0 0
B) BCB [117] 1.051 ¨ 10´15 1 267 1.80 ¨ 10´7 3.00 ¨ 10´7 1
Pb/Sn [118] 11.200 ¨ 10´15 137 0.36 ¨ 10´4 0.36 ¨ 10´4 -1.10
AlN [119] 3.260 ¨ 10´15 748 1.50 ¨ 10´4 1.50 ¨ 10´4 -1.57
Firstly, the case in which only the 2nd-level circuitry is active was consid-
ered. The solution of the thermal problem was computed both with Comsol.
This took less than 1 hour 15 minutes and less than 1 GB of RAM storage on
a 2.3Ghz Intel Core i7. The resulting model can be exploited for determining
the thermal behavior for any waveform of power P ptq. Here the case of a con-
stantly dissipated power density q=5 µW{µm3 (i.e., P « 45 W) is analyzed
by comparing the results provided by the compact model and the TFB with
those calculated by Comsol with low tolerances
Fig. 3.23a shows the resulting thermal impedances ZTHptq for the fully lin-
ear case (i.e., that obtained by disregarding all the temperature dependences of
the thermal conductivities), for the modified linear solution through the Kirch-
hoff and Batty et al.’s transformations, and for the nonlinear cases A and B, i.e.
with kBCBpT0q and kBCBpT q. Fig. 3.23b depicts the profile of the tempera-
ture rise along the vertical axis crossing the center of the module, as evaluated
by Comsol and the compact model; again, an excellent matching between the
results is achieved. The figure evidences the sharp temperature drop occurring
within the BCB layers.
These figures illustrate that the DCTM is suited to describe not only the
thermal impedance ZTHptq but also the whole space-time evolution of the tem-
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Fig. 3.23. Case of activation of the circuitry lying on the upper silicon chip: (a)
thermal impedance against time for the linear and nonlinear cases, as simulated by
Comsol (dotted lines) and obtained through the compact model (solid), along with the
evolution determined by the mere application of the Kirchhoff’s (dashed) and Batty
et al.’s (short-dashed) transformations with the temperature dependence of Si; (b)
vertical profile of the temperature rise along the module for the nonlinear case B, as
computed by Comsol (dotted lines) and the compact model (solid) at five time instants.
perature rise with great accuracy, the discrepancy with respect to 3-D FEM
results being lower than 0.2%.
From these results various observations are in order:
1. The thermal resistances RTH are equal to 3.77, 3.88, and 2.90 K/W for
the linear and the nonlinear cases A and B, respectively. In spite of
the low BCB conductivity, the values are not high due to the large heat
source area.
2. It can be easily inferred that the BCB dominates the thermal behavior.
In case B, kBCB linearly grows from 1.8 ˆ 10´7 W/µmK at T “ 300
K to 3.25ˆ 10´7 W/µmK at T “ 425 K, thus leading to a cooling ac-
tion high enough to prevail over the heating mechanism induced by the
reduction in thermal conductivity of other materials; as a result, the ther-
mal behavior of the module improves compared to the linear case. The
large discrepancies between the results corresponding to the two cases
A and B suggest that care must be taken in modeling the temperature
dependence of the thermal conductivities of all materials belonging to
the structure under test.
3. An inspection of the figure reveals the dramatic inaccuracy obtained by
merely applying the Kirchhoff’s transformation based on the law relat-
ing the thermal conductivity of Si to temperature with m “ ´1.33; in
particular,RTH differs by„50% and„100% from the exact values asso-
ciated to the nonlinear cases A and B. Including the further time variable
transformation by Batty et al. only a marginal improvement is gained for
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medium times, while the steady-state results remain unchanged.
A similar analysis was repeated by activating only the HS describing the
1st-level chip. Fig. 3.24a shows that in this case the self-heating is considerably
mitigated since the buried chip is closer to the board kept at ambient tempera-
ture. In particular, it is found that the thermal resistances RTH amount to 1.21,
1.23, and 1.10 K/W for the linear and nonlinear cases A and B, respectively.
It is worth noting that the plain reduction in the curve slope triggered by the
heat reaching the silicon substrate takes place earlier than in the case with the
2nd-level circuitry activated. All the findings reported above concerning the
accuracy of the compact model and the required CPU times and RAM storage
still hold true in this case. This is evidenced in Fig. 3.24b, which depicts the
profile of the temperature rise along a horizontal axis crossing the center of the
module, as computed by both Comsol and the DCTM.
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Fig. 3.24. Case of activation of the circuitry located on the buried silicon chip: (a) ther-
mal impedance versus time for the linear and nonlinear cases, as simulated by Comsol
(dotted lines) and determined through the compact model (solid), along with the evo-
lution obtained by applying the Kirchhoff’s (dashed) and Batty et al.’s (short-dashed)
transformations based on the temperature dependence of the thermal conductivity of
Si; (b) horizontal profile of the temperature rise along the module for the nonlinear
case B, as evaluated by Comsol (dotted lines) and the compact model (solid) at five
time instants.
Fig. 3.25 witnesses that the DCTM approach allows accurately following
the temperature evolutions induced by short activations of the circuitry located
on the chips – which are inherently cumbersome to be simulated at the edges
of the square-wave power profiles (i.e., when the heat source turns on and off)
if exploiting conventional 3-D FEM tools. In particular, three power pulses
dissipated by the upper chip are considered, which are characterized by dif-
ferent levels and durations so as to keep constant the pulse area. The figure
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depicts the transient behavior of the temperature rise averaged over both the
circuitries, as evaluated by the DCTM and Comsol for the nonlinear case B.
Consistently with the previous analyses, it is found that the approaches provide
almost identical results, although for each power profile the DCTM simulation
lasts less than 2s while Comsol requires more than 20 hours mainly due to the
aforementioned issue.
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Fig. 3.25. (Left) Average temperature rises over the upper and buried silicon chips
induced by (right) three profiles of power dissipated by the circuitry located on the
2nd-level chip (dashed lines), as determined through Comsol (dotted) and the compact
model (solid) for the nonlinear case B.
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3.4 Thermal simulations of state-of-the-art SiGe HBTs
Thermal resistances of state-of-the-art SiGe HBT computed with classic heat
conduction equation for transistors developed within the framework of the
DOTFIVE project [184] were found to be much lower than experimental data
(e.g., [185]) by considering standard bulk literature values for the material pa-
rameters. An improved model for heat transfer in nanoscale devices is thus
needed since the Fourier heat equation does not account for sub-continuum
effects relevant in devices with dimensions comparable or smaller than the av-
erage phonon mean free path (~300 nm in bulk Si), such as (see Fig. 3.26)
[186–189]:
• Interaction between hot electrons and optical/acoustic phonons
• Phonon-boundary scattering (#1)
• Phonon-defect scattering (#2)
• Phonon-impurity scattering (#3)
• Localized heating effect (i.e., reduced number of phonons collisions in
the BC SCR)
Fig. 3.26. Schematic view of some additional effects to be taken into account in order
to correctly describe heat propagation.
The Lai and Majumdar model [190] for the two steps optical/acoustic
phonon model has been implemented in Comsol and preliminarily tested on
the detailed 3-D structure of an Infineon reference device with AE=0.2ˆ2.67
µm2 by considering standard silicon [191], and SiGe [192] parameters. The
Lai and Majumdar thermal model (illustrated in Fig. 3.27) is based on energy
balance equations for (“slow”) optical and (“fast”) acoustic phonons, defining
their two temperatures Top and Ta, and an average lattice temperature TL. The
heating rate H is assumed to be composed by high energy electrons collid-
ing exclusively with optical phonons. Heat conduction occurs only through
acoustic phonons, and is therefore limited by the optical-to-acoustic phonons
decay for small time and geometrical scales [193, 194]. It is worth noting that
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this model is consistent with the Fourier equation, as for non-nanometric heat
sources the Lai model results coincide with the ones obtained by solving the
Fourier equation (i.e., TL “ Ta “ Top), while a discrepancy can be seen for
nanometric heat sources due to energy storage in optical phonons1. Moreover,
it must be remarked that the acoustic phonon temperature in steady state corre-
sponds to the one obtained with the Fourier equation since, by posing the time
derivatives to 0,
∇ ¨ pka∇Taq “ ´H (3.39)
“Lattice temperature” = average of 
acoustic and optical phonon temperature
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Fig. 3.27. Lai and Majumdar model [190] assuming heat generation through electron
to optical phonon collisions and under relaxation time approximation for optical-to-
acoustic phonon decay.
The heat generation term has been assumed uniform and constant in the
first simulations, while a more detailed form is assumed in the following. The
simulation parameters for the Lai model are listed in Tab. 3.3. For SiGe, Cop
was assumed equal to the one reported for silicon [191], while τop´a was cho-
sen as reported in [192]. For the remaining materials, Ca was assumed equal
1As an example, the figure below depicts the ZTHptq as computed for a big (0.1 cm3, on
the left), and a nanometric (0.1 nm3, on the right) HS inside a SiO2 trench in a Si substrate –
note the difference in the steady-state values and in the timerise.
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to their usual volumetric specific heat, and Cop and τop´a equal to Si values:
this way, consistency is kept to the Fourier equation for regions far from the
HS.
Table 3.3. Parameters adopted in the energy-balance model.
Ca Acoustic phonon volumetric specific heat Si 1.00 [J/(K cm3)]
Cop Optical phonon volumetric specific heat Si, SiGe 0.65 [J/(K cm3)]
τop´a Optical to acoustic phonon relaxation time Si 5ps, SiGe 23ps
Phonon-boundary scattering and thin layers size effects were modeled with
the simplified analytical method by Tornblad et al. [195], leading to a reduced
anisotropic local thermal conductivity. The model is described by the follow-
ing factors of thermal conductivity reduction
kx,ypz1q
kbulk
“ 1´ 1
2
exp
ˆ
´ z
1
zcharxy
˙0.75
´ 1
2
exp
ˆ
1´ z1
zcharxy
˙0.75
, (3.40)
zcharxy “ 0.32 ¨ Λ
D
kzpz1q
kbulk
“ 1´ 1
2
exp
ˆ
´ z
1
zcharz
˙0.95
´ 1
2
exp
ˆ
1´ z1
zcharz
˙0.95
, (3.41)
zcharz “ 0.72 ¨ Λ
D
where z1 is the normalized position within layer (along the thickness), Λ is the
phonon mean free path (300 nm for bulk silicon), D is the film thickness. The
model (3.40) and (3.41) has been implemented for the Si and SiGe inside the
shallow trenches and for the Si in the emitter region. For the dimensions in
the order of fractions of µm, this implies a significant decrease in the thermal
conductivity.
Simulations results for the standard Fourier equation and including sub-
continuum effects are depicted in Fig. 3.28 and can be summarized as follows.
The phonon-decay limited heat conduction effect influences only a small
spatial region, and a fairly large discrepancy between Top and Ta can be seen
in the HS region. The normalized temperature rise at the base-emitter-junction
only exhibits a small difference that can be mostly ascribed to thermal con-
ductivity reduction in the shallow trenches according to [195]. The thermal
resistance is evaluated from the average temperature at the base-emitter junc-
tion. The simulated thermal resistance with the new model is still lower (by
33%) than the experimental value, yet better than the standard Fourier model
(error of 42%).
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Fig. 3.28. (left) Normalized temperature increase along the vertical direction at center
of heat source and (right) its average over the HS volume evaluated by solving the
standard Fourier heat equation and exploiting the energy balance model and including
equations (3.40) and (3.41).
A more detailed breakdown of the contribution to theRTH increase toward
the experimental value is depicted in Fig. 3.29.
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Fig. 3.29. Effects of various contributions to the RTH increase.
A better agreement could be in principle be obtained by performing first-
principles simulation with the BTE in order to compute the material parame-
ters. In particular, optical to acoustic phonon relaxation time plays an impor-
tant role in determining the discrepancy between the temperature rise obtained
with the Fourier heat equation and the energy balance model. It is worth noting
that BTE-based solvers, e.g. SHE [196], cannot be directly applied to a 3-D
analysis of complex device architectures.
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Further improvements of Fourier simulation
While it has not been possible yet to recover the whole discrepancy between
simulation and experimental mesurement for the RTH , further improvements
can be made for the Fourier simulations, that have been used to quantify the
backend impact on a DOTSEVEN [197] transistor structure manufactured with
the B7HF500 process provided by Infineon.
First, the geometry of the backend was imported from the layout mask
data with a custom script, which exploits Griesmann’s GDS II Libraries [152]
and technological process information. The meshing was performed by suit-
able domain decomposition and by resorting to selective region refinement tool
with optimized mesh parameters. Fig. 3.30 depicts a detail of the mesh in the
backend zone.
Fig. 3.30. Detail of the mesh for the backend obtained through suitable domain de-
composition and selective-region meshing.
A detailed HS representation, i.e. the local dissipated power density, has
been obtained from 2-D electrical simulations2 by computing3
q rW {µm3s “ J ¨E (3.42)
and the result is represented in Fig. 3.31. The HS for the subsequent 3-D ther-
mal simulation is then assumed uniform in the third dimension in the corre-
sponding region of the emitter window.
The thermal conductivity depends on doping, especially at higher impurity
concentration level such as more than 1020 cm´3 [199]. Recent molecular
dynamics results [200] have been used to model the doping dependence of the
2Calibrated HD models for SiGe were extracted and TCAD simulations with commercial
tools were performed by Dr. Grazia Sasso.
3More refined expressions for H, such as the hydrodynamic term in [198], can also be used
and are under investigation.
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Fig. 3.31. Local power density corresponding to the heat source used in the thermal
simulations as obtained through detailed 2-D device simulation.
thermal conductivity. The following equation was adopted
kdoped,bulk “ kSi,bulkp300Kq
1`
´
A
n{nnorm
¯α (3.43)
where n is the doping concentration, kSi,bulk = 148 W/(mK) is the standard ref-
erence literature value for bulk silicon, and nnorm = 1020 cm´3, A = 0.74186,
α = 0.7411 for boron [200]. The same expression was adopted for arsenic
thanks to a parameter calibration procedure relying on experimental results
[199], which led to A = 1.698, and α = 0.8251. The resulting boron- and
arsenic-impacted thermal conductivities are plotted in Fig. 3.32a. The total
thermal conductivity used for thermal simulations is anisotropic and space-
dependent using the doping profile information in (3.43), accounting for the
further reductions due to germaniumin the SiGe layer [119] and due to the
small layer thickness depdendence according to (3.40), (3.41) [195]. Fig. 3.32b
depicts the thermal conductivity as a function of the depth within the HBT un-
der analysis.
The thermal resistance is evaluated by applying the heat source depicted in
Fig. 3.31, and then computing the average temperature rise above ambient over
the base-emitter junction normalized to the applied power. Since the experi-
mental values have been evaluated at low dissipated power, the temperature
dependence of the thermal conductivity is negligible. Even though there is a
discrepancy of 22% with the experimental results, simulations have allowed
quantifying the relative effect of the backend on the thermal resistance; in par-
ticular, the backend cooling impact on the thermal behavior was suppressed by
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Fig. 3.32. (a) Implemented models for the thermal conductivity reduction with doping;
(b) Thermal conductivity as a function of position obtained by combining concurring
effects.
replacing the metal with silicon dioxide. It was found that only metal layers
located in close proximity of the emitter have significant impact; metal and via
1 are the most relevant in decreasing the thermal resistance.
Results are summarized in Tab. 3.4, and Fig. 3.33.
Table 3.4. Thermal resistances evaluated by excluding layers of metal.
 Full 
backend  
No metal 
4 to 5 
No metal 
3 to 5 
No metal 
2 to 5 
No metal 
1 to 5 
No metal 1 to 5 
and no 
contacts 
Simulation 6234 K/W 6234 K/W 6390 K/W 6575 K/W 8614 K/W 8804 K/W 
Rel. diff. [Reference] Negligible +2.5% +5.5% +38.2% +41.2% 
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Fig. 3.33. Normalized vertical temperature rise over ambient evaluated crossing the
center of the HS.
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3.5 Node clustering for power delivery networks
Among the most temperature-sensitive components in large ICs, the power de-
livery networks (PDNs) are to be accurately analyzed due to the increasingly
larger supplied currents and integration density. PDNs include many different
sections such as power planes, metal traces, chips, packages, decaps, vias, C4
bumps. As a consequence, even though simple models are assumed for any
of such subparts, the size of an equivalent network describing a PDN easily
reaches the order of several millions of nodes. Therefore, a major and chal-
lenging problem associated to ET simulations of PDNs is the reduction of their
computational cost.
Dynamic simulations and noise analysis can be simplified by exploiting a
reduction strategy based on clustering starting from the much simpler steady-
state solution: macronodes are defined on the basis of a criterion defining when
the local interactions between two nodes can be neglected, and a reduced cir-
cuit is thus built.
The structure analyzed hereinafter is depicted in Fig. 3.34, and comprises
a regular and uniform ground (GND) and supply (VDD) grids separated by an
insulation layer.
Fig. 3.34. Schematic of the PDN under test. The vertical resistances to the heatink
model the thermal connection.
The electrical model of the PDN is described with a suitable connection
of the single nodes depicted in Fig. 3.35a: each node is connected toward the
adjacent ones with temperature-dependent resistors RpT q, whereas a current
source J0 and a capacitor C represent the current demand and the output ca-
pacitance of the active port (i.e., the load) connected between the VDD and
GND grids. The PDN is built by replicating a basic stamp element, which is
comprised by a square that is connected at opposing corners to the VDD and
GND supply pins through a series resistance RS .
A simplified, but realistic thermal model is here considered, based on the
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well-known electrical equivalent of the thermal problems. The basic grid node
is depicted in Fig. 3.35b, and the thermal equivalent model is built according
to the following considerations:
• the grid discretization of the elementary stamp is small enough to exploit
the concept of characteristic thermal length, [201, 202], thus allowing a
one-to-one correspondence of electrical and thermal nodes. Therefore
a network of thermal resistances RTH corresponding to the PDN seg-
ments modeled by electrical resistances R can be built.
• heat transport occurs mainly along the conductors (grids and vias), i.e.,
heat propagation in the (insulating) dielectric is negligible;
• the heat production, modeled with current sources PD, takes into ac-
count all the heat generation mechanisms (i.e., circuit dissipation and
joule heating in the interconnects) [202, 203]. Let the voltage drop
VIRpkq at the generic node k – corresponding to the one that would
be observed from an IR drop analysis – be
VIRpkq “ VDD ´ pVpwrpkq ´ Vgndpkqq, (3.44)
with Vpwrpkq, Vgndpkq the k-th node potentials within the power and
ground layers, respectively, and VDD the supply voltage. PDpkq is thus
given by PDpkq “ J0 ¨ VIRpkq.
• one side of the chip connected to a heat sink; the connection is modeled
with additional thermal resistances RHS .
R
R
R
R
C0
other grid
RTH
RTH
RTHRTH
RHS
other gridheat sink
(a) (b)
J0 PD
Fig. 3.35. Generic node of the grids for: (a) electrical, and (b) thermal model.
The two problems are coupled in a classical relaxation approach. The sys-
tem is initially assumed to be at room temperature T0 “ 300 K. After the ther-
mal problem is solved and the temperature distribution is known, the electrical
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resistivity is updated according to
ρpT q “ ρ0p1` α0∆T q, (3.45)
where ∆T is the temperature rise above ambient, α0 “ 0.0039 K´1 is the
resistivity temperature coefficient (TC), and ρ0 “ 1.72 ˆ 10´8 its value at
T “ T0 for “bulk” copper (i.e., with transverse size of the order of 100 nm
or more). For nanoscale sizes, phenomena like electromigration and boundary
and grain scattering lead to different values: at a line width of 14 nm, it would
be ρ0 “ 8.19 ˆ 10´8 and α0 “ 0.0012 K´1 [204]. The update rule for the
electrical resistance R between two nodes 1 and 2 is given by:
RpT q “ R0r1` 0.5α0p∆T1 `∆T2qs (3.46)
where R0 is the value at room temperature T0. By establishing convergence
between the two problems, the final temperature distribution and the voltage
drops are obtained.
A reduction strategy based on the following facts can be proposed:
(i) the thermal problem can be considered a steady state one from the point
of view of the signal processing time scale;
(ii) the study of voltage drops at fixed temperature, as well as the thermal
problem at assumed operation frequency, are linear algebraic problems
with favorable properties;
(iii) non linearity only arise when the electrical and thermal problems are
coupled, due to temperature dependence of the resistance.
Observation (i) implies that a reduced network can easily be produced for dy-
namic / noise analysis ET starting from the solution of the same network in the
simpler case of steady-state condition.
From (i)–(iii), it is apparent that a preliminary ET steady-state solution can
be obtained by exploiting appropriate sparse efficient numerical solvers for the
linear problems and a fast convergent relaxation cycle, requiring minutes on a
desktop PC for networks of millions of nodes.
After an accurate ET steady-state solution has been achieved, the network
can be very effectively reduced by a node clustering process as follows. First,
a quantization is chosen (e.g., uniform by defining a step) and the nodes are
classified according to their voltage drop and temperature level in macron-
odes. The connection between them is obtained with topological equivalence
reductions, by: a) eliminating (short-circuiting) the connections among nodes
belonging to the same macronode; b) properly accounting for the connections
(e.g., parallel), in terms of resistances, current sources, capacitances between
different macronodes.
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This topological reduction process can be algebraically described with the
help of classical circuit theory concepts. In fact, just checking the correspon-
dence between original nodes and macronodes, it is possible to build directly
the incidence matrices of the reduced electrical and thermal networks, as well
as the conductance, capacitance, and current forcing vectors [205]. It is worth
noting that the incidence matrix is extremely regular and sparse, and thus can
be quickly assembled and solved in MATLAB. Moreover, the reduced net-
work can be synthesized and simulated in PSPICE. Fig. 3.36 depicts a simple
example of clustering for a structure of 5ˆ5 nodes into 4 macronodes, where
Geq12 “ 2G;Geq13 “ 2G;Geq24 “ 3G;Geq34 “ 3G. (3.47)
I II
III IV
I
III
II
IV
Geq12
Geq34
Geq13 Geq24
Fig. 3.36. A simple example of node clustering of 25 original nodes into 4 macro-
nodes; resistances in red link nodes belonging to different macronodes.
As a case study, the proposed clustering strategy is applied to the generic
PDN depicted in Fig. 3.34, with the two VDD and GND grids generated by a
20ˆ20 replica along x and y of the basic stamp comprising of 2601 (51ˆ51)
nodes. Each single tract has a length l “ 5.88 µm, width w “ 2.67 µmand
height H “ 0.668 µm, leading to R0 “ 56 mΩ, and RTH “ 8473 K/W.
The two VDD and GND grids contain about 1 million (1020ˆ1020) nodes
each, for both the electrical and thermal equivalent network, thus totaling about
4 millions nodes. Furthermore we assume VDD=1 V, J0 “ 0.1 mA, RS “
0.01 Ω, RHS “ 100 ¨ RTH , and uniform quantization with step 0.4 mK for
∆T , and 2µV for VIR.
In Fig. 3.37 the voltage drop and thermal maps of the original and reduced
model for the basic stamp are compared. At an overall reduction factor of 21 in
terms of total nodes, the peak voltage drop error and mean normalized relative
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error for voltage drop and temperature are both less than 1%.
Fig. 3.37. Voltage drop and thermal maps for the case of basic stamp: (left) original
solution; (rigth) reduced grid.
As for the reduction at the level of the full PDN, the preliminary ET steady-
state solution took 44s on a PC with 32GB RAM and a quad-core processor,
while additional 120s are needed for the reduction. After the node clustering,
the reduced electrical (thermal) networks contain about 5600 (2000) nodes, so
obtaining a compacting factor of about, 180 and 500, respectively.
Fig. 3.38 shows the voltage drop and thermal maps for the full PDN as well
as for the reduced model appearing as “blurred” image of the full network,
and exhibiting a very good agreement. In particular, the peak voltage drop
is predicted within 0.5% accuracy and the mean normalized relative error is
about 7.5% for both voltage drop and temperature rise.
Carbon-based PDN analysis
The aformentioned PDN was considered to be built in copper. However, The
dramatic increase of copper resistivity at nanoscale has suggested to replace
copper with carbon nanotubes (CNTs) or graphene nanoribbons (GNRs) in
fabricating on-chip interconnects, due to the outstanding electrical, thermal
3.5. NODE CLUSTERING FOR PDNS 85
Fig. 3.38. Voltage drop and thermal maps for the case of full PDN: (left) original
solution (1 million nodes); (rigth) reduced grid (5600 nodes for the thermal network,
and 2000 nodes for the thermal network).
and mechanical properties of such carbon allotropes.
The performance of carbon-based materials have been intensely investi-
gated for signal interconnects and PDNs [204, 206–209], concluding that car-
bon interconnects may outperform Cu ones at the chip global level, provided
that “good quality” interconnects are fabricated. This means: good control of
alignment, chirality, dimension, and density, and low contact resistances at the
interfaces carbon/metals. For instance, global level power interconnects re-
quire a minimum density of 1/2.5 nm2, if made by single-walled CNTs (SWC-
NTs) [206], or a minimum length of 20 µm, if made by multi-walled CNTs
(MWCNTs) [208].
Due to technological limits, the physical parameters of a realistic carbon
interconnect are sensibly different from the amazing values experimentally ob-
tained for isolated samples. For instance, isolated CNTs may exhibit ballistic
electrical transport for lengths up to µm, but in real CNT bundles the defects
and the contacts may add huge parasitic resistances (of the order of 100 k Ω),
hiding the effect of ballistic transport. Similarly, a huge thermal conductivity
(3000-5000 W/mK) was reported for isolated CNTs or single GNRs, but this
value drops to about 200 W/mK in CNT bundles [210] or GNR arrays [211].
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The above considerations lead to the conclusion that the electrical perfor-
mance of carbon interconnects are often overestimated. However, the greater
stability of the resistance over temperature exhibited in some cases by a certain
class of carbon lines, could be of great interest for PDNs. Indeed, a resistance
TC close to zero or even negative has been theoretically predicted [204] and
experimentally reported [212, 213].
As a first investigation, let us now consider the case of replacing the copper
of the previously-considered PDN with a CNTs or GNRs [214]. The electrical
resistance of a single CNT or GNR of length l may be put in the form [204,
215]:
RpT q “ RQ `Rcon
MpT q `
RQ
2MpT q
l
ΛMFP
(3.48)
where RQ is the quantum resistance, Rcon is a lumped parasitic resistance due
to non-ideal contacts, ΛMFP is the mean free path and MpT q is the total num-
ber of conducting channels. For Cu, the mean free path decreases with increas-
ing T, thereby leading to a positive TC, as in (3.45). However, for MWCNTs
and for all the GNRs, MpT q is increasing with T and for some values of the
line length, this leads to a negative TC. This theoretical behavior [204,215] has
been demonstrated in[212,213]: for instance, in [213] for MWCNT lengths up
to some tens of microns it has been reported a TC between -19 and -4 mΩ{K.
For the CNT interconnect, we consider each tract filled by a bundle of
MWCNTs with outer diameter of 50 nm and filling factor 80%. We assume
the realistic case where only 1/3 of the CNT shells are metallic, and the other
are semiconducting [210, 211]. In addition, we include the effects of the con-
tact resistance in (3.48). In a similar way, for GNR interconnect we assume an
array made of GNRs of width w and length l with 1/3 metallic GNRs. Assum-
ing the temperature-dependent model for MpT q and ΛMFP as in [204, 215],
we obtain that for this case study the temperature behavior of R for the carbon
lines may be fitted by (with negative TC)
RpT q “ α0 ` α1T ` α2T 2 (3.49)
with fitting coefficients in Tab. 3.5. It must be remarked that the room tempera-
ture resistance R0 is smaller for Cu: R0,Cu “ 56 mΩ, while R0,CNT “ 152.4
mΩ, and R0,GNR “ 1.19 Ω.
For the thermal resistance, considering a realistic value of thermal con-
ductivity of 200 W/mK which has been experimentally reported for multi-
CNTs or multi-GNRs [210, 211], we get RTH,CNT “ RTH,GNR “ 850 K/W
that is one order of magnitude lower than the one obtained for bulk copper
RTH,Cu “ 8473K/W.
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Table 3.5. Fitting coefficients of equation (3.49)
α0 Ω α1 mΩ{K α2 µΩ{K2
CNT 0.42 -1.42 1.76
GNR 3.30 -10.15 10.45
Results of ET simulation obtained by relaxation are reported in the fol-
lowing. Fig. 3.39 depicts the maximum voltage drop and temperature rise as a
function of the current drawn by each port J0. It reveals, at realistic parameters
values, an interesting trade-off between the voltage drop and the temperature
rise for Cu and CNTs, leaving the GNR solution still non performant.
Fig. 3.39. (left) Max voltage drop (right) and max incremental temperature as a func-
tion of current for Cu, CNT and GNR.
Fig. 3.40 depicts the voltage drop and temperature maps for the case of Cu
and CNT shown for the entire PDN, and for two basic stamps – one in the
corner, and one at the centre – assuming J0 “ 0.4 mA.
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Fig. 3.40. (left) Cu and (right) CNT voltage drop and temperature rise for, (top) the
entire PDN, (middle) a stamp located in the center , and (bottom) one in the corner.
Chapter 4
Dynamic electrothermal
simulations exploiting TFBs
T FBs allow the execution of fast and effective dynamic ET simulationsin a variety of applications for devices, circuit and systems. This as-
sertion is hereinafter motivated through a wide range of case studies including
basic analog circuits in advanced technologies (Section 4.1), a signal inter-
connect line in a highly-integrated module (Section 4.2), reliability testing for
power devices (Sections 4.3 and 4.4), and for a string of solar panels subject to
architectural shading (Section 4.5).
4.1 Basic analog circuits
4.1.1 Differential pair on Silicon on Glass
In Silicon on Glass (SOG) technology, resistive and capacitive parasitics are
drastically reduced by surrounding the whole active silicon region with elec-
trically insulating materials and applying a substrate transfer from silicon to
glass (given a SOI structure, the glass substrate is attached to the front-wafer,
and the silicon substrate is removed by etching, the oxide acting as an etch-
stop) [216, 217]. Thus, the active region becomes a silicon island that can be
reached by the electrical signals from the back-wafer. Fig. 4.1 illustrates the
device status before the back-wafer contacting process step.
While a significant RF performance improvement is obtained, thermal is-
sues are pushed to the extreme due to the low thermal conductivities of the
materials enclosing the silicon island, which do not allow the heat to es-
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Fig. 4.1. Bipolar transistor fabricated in SOG [9, 14, 218].
cape from the power-dissipating region. Let us consider in the following
two subsections a pair of trench-isolated SOG bipolar transistors with WE
ˆ LE=1ˆ20µm2, BVCBO=16.7 V in which the spacing between the edges of
BJTs amounts to 62.5 µm. It was determined that RTH,self “ 19000 K/W,
and RTH,mutual “ 1200 K/W, and Fig. 4.2 depicts ZTH computed through
calibrated 3-D simulations [9, 14, 218]. Further technology and layout details
are reported in [9, 14, 218].
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Fig. 4.2. ZTHas obtained by FEM simulations and for the extracted TFB.
Due to significant thermal effects, the behavior of basic analog circuits can
be dramatically distorted. As an example, let us consider a differential pair
as depicted in Fig. 4.3, with resistances RL both equal to 250 Ω. The circuit
is assumed to be ideally matched, i.e., the two transistors are identical from
both the electrical and thermal viewpoints. Simulations were carried out by
using PSPICE with the approach outlined in Section 1.2. The BJT electrical
macromodels, including impact ionization (II), were built according to [9, 13,
14, 219].
Fig. 4.4 illustrates the differential output voltage Vod=Vo1-Vo2 and the col-
lector currents IC1, IC2 vs. input voltage VIN, as obtained with an ET steady-
state simulation by sweeping the base current IB1 and keeping the tail current IE
and supply voltage VCC equal to 1.6 mA and 4 V, respectively. Fig. 4.4a shows
that the conventional high-slope linear operating region of the voltage–transfer
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Fig. 4.3. Sketch of the analyzed bipolar differential pair
characteristic (VTC) where the pair behaves as an amplifier is replaced by a
positive differential resistance branch (PDR), which translates into a hystere-
sis phenomenon under VIN-controlled conditions [14]. Fig. 4.4 clarifies that
for VIN=0 V, besides the expected symmetric behavior (IC1=IC2 « IE/2) two
additional thermally-triggered asymmetric solutions arise, in which one tran-
sistor hogs the whole current and the other becomes dry (IC1 « IE, IC2 «0A
and IC2 « IE, IC1 «0A) [14]. Fig. 4.4a also evidences that the self-heating ther-
mal resistance of Q1 and Q2 must be reduced to values =6300 K/W in order
to restore the desired linear region for the same thermal coupling and DC bias
conditions.
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Fig. 4.4. (a) Differential output voltage Vod=Vo1-Vo2 as a function of input voltage
VIN under ET (solid and dotted lines) and isothermal at T=300 K (dot-dashed) con-
ditions; (b) collector currents IC1 (solid line) and IC2 (dashed) as a function of input
voltage VIN, as obtained by increasing the base current IB1 under ET conditions. In all
cases, IE =1.6 mA and VCC =4 V.
In order to perform dynamic ET simulation, a TFB based on the Multi-port
topology has been obtained, for which 5 poles (corresponding to 10 RC pairs
in the synthesis) were found to guarantee a fairly good accuracy [220]. The
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ZTH synthesized in the TFB is depicted in Fig. 4.2.
A first transient simulation was performed by applying only the DC bias
(namely, IE=1.6 mA and VCC=4 V) at time t=0. The resulting behavior of col-
lector currents and temperatures is depicted in Fig. 4.5. As can be seen, the
pair initially lies in the symmetric condition wherein the current IE is equally
divided between the devices. Subsequently, a bifurcation mechanism occurs,
namely, the circuit evolves toward an asymmetric condition that is randomly
chosen in an ideally-matched circuit, while being determined by the unavoid-
able discrepancies between transistors in real pairs [12]. In the case analyzed,
the Q2 branch conducts all the DC current, and the amplifier operates in point
A of the VTC shown in Fig. 4.4a.
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Fig. 4.5. Collector currents IC1 (solid line), IC2 (dashed) and temperature rises over
ambient ∆T1 (solid), ∆T2 (dashed) vs. time, as obtained by applying IE =1.6 mA and
VCC =4 V at t=0.
A transient analysis was then carried out for VIN=0 V by applying the DC
bias at t=0 and a small AC signal vin with amplitude equal to 5 mV and fre-
quency f=10 kHz at t=10 ms. Isothermal (at T=300 K) simulations revealed
that:
• In the DC bias point the tail current IE is identically partitioned between
transistors Q1 and Q2.
• The circuit provides a differential-mode gain vod/vin of about -6.73. The
behavior of voltage Vod is reported in Fig. 4.6.
Considering ET simulations, the pair operates in the previously mentioned
hogging condition (IC2 « IE, IC1 «0A, point A) when the AC signal is applied.
As can be evinced from the Vod evolution illustrated in Fig. 4.6, the circuit
does not behave as an amplifier any longer due to the VTC flattening.
Another transient analysis was performed by applying both the DC bias
and AC signal at t=0, and considering various frequency values for vin, namely,
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Fig. 4.6. Differential-mode voltage Vod as a function of time under isothermal and
electrothermal conditions, as obtained by applying the DC bias at t=0 and the AC
signal at t=10 ms.
1, 10, and 100 kHz. The evolution of currents IC1 and IC2 is depicted in Fig. 4.7.
It is shown that the differential pair moves to the asymmetric mode at shorter
times than in the case without AC signal applied. In particular, the Q1 side is
destined to bear all the DC current since the first halfwave of vin is positive.
It can be also observed that the time instant at which the current hogging con-
dition is reached is almost independent of the frequency of signal vin. In this
case, the circuit operates in the DC point marked as B in Fig. 4.4a, where it
does not behave as an amplifier.
As a rule of the thumb, one should apply proper bias conditions in order
to avoid the thermally-induced DC bifurcation at VIN=0 V by following the
guidelines drawn in [12]. In particular, it is suggested to cautiously bias the
circuit well inside the thermally stable region bounded by the bifurcation locus
described by Eq. (10) in [12].
4.1.2 Current mirror in silicon-on-glass technology
Current mirrors are commonly recognized as the dominant building blocks
in analog ICs. Although these circuits were traditionally used as DC biasing
elements, in last decades the analysis of their transient behavior has become
crucial in current-mode and mixed-signal applications, where they are subject
to large current variations and – if improperly designed – may adversely im-
pact the performance of the entire circuit [221]. A comprehensive study of
the influence of ET effects on the behavior of bipolar current mirrors fabri-
cated in SOG [216] and GaAs technologies has been presented in [13] for the
steady-state case. It was demonstrated that severe self-heating of the individual
devices may not only lead to a poor mirroring of the reference current IREF, but
also to a reduction in the safe operating area of the output transistor induced
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Fig. 4.7. (a) Collector currents IC1 and IC2, (b) differential output voltage Vod, and (c)
temperature rises over ambient ∆T1 and ∆T2, versus time for no AC signal (black),
and for various frequencies of the AC signal vin, namely, 1 (green), 10 (blue), and 100
(red) kHz, with VCC, IE, and vin all applied at t=0.
by the occurrence of a flyback phenomenon, i.e., the onset of a negative differ-
ential resistance (NDR) branch in the IOUT–VOUT characteristics. The analysis
was extended to include dynamic operation.
The bipolar SOG mirror shown in Fig. 4.8 is here considered, with same
transistors employed in Section 4.1.1, and PSPICE-compatible macromodels
built according to [8, 9, 14]. The input (Q1) and output (Q2) transistors are
assumed identical; the supply voltage VCC is connected to the Q2 collector
through a load resistance RL. The current IREF is varied from 0 to IREF1=0.3
mA at t=0 s and from IREF1 to IREF2=1 mA at t=150 ms. In this analysis, three
combinations of values for the supply voltage and the load resistance are in-
vestigated, namely,
1. VCC=5 V, RL=500 Ω,
2. VCC=5 V, RL=5000 Ω,
3. VCC=1 V, RL=100 Ω,
which will lead to a different thermally-induced behavior.
Fig. 4.9 illustrates the ET steady-state IOUT´VOUT characteristics corre-
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Fig. 4.8. Sketch of the analyzed bipolar current mirror.
sponding to IREF1 and IREF2, which exhibit an S-like shape ascribed to the Q2
heating. It is fairly clear that an increase in the reference current shrinks the
safe operating area (SOA) of device Q2 [13]. For a better understanding of the
circuit behavior in Fig. 4.9 are also reported the corresponding isothermal (at
T=300 K) curves, as well as the load lines (defined by VOUT“VCC´RL¨IOUT).
The intersections between the load lines and the ET IOUT´VOUT characteris-
tics identify the quiescent operating points of transistor Q2, which are desig-
nated as A1,2,3 (IREF1, case 1,2,3), B1,2,3 (IREF2, case 1,2,3). An inspection of
the figure reveals that in various conditions (A1, B1, B3) the mirroring action
is severely degraded by ET effects, since the steady-state current IOUT is much
higher than the applied IREF. Conversely, the normal operation of the circuit
would be fully restored under isothermal conditions; in this case, the slight
discrepancies between IOUT and IREF would be induced by the Early effect
only.
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Fig. 4.9. Steady-state ET (red) and isothermal (green) IOUT´VOUT characteristics of
transistor Q2 corresponding to IREF1 and IREF2, along with the load lines associated to
cases 1, 2, 3 (black).
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Fig. 4.10 reports the transient IOUT behavior for all the considered cases,
showing that:
• in case 1, IOUT is much larger than the applied IREF, since the load line
defines high-current quiescent points well inside the NDR region;
• in case 2, the huge RL counteracts the transistor self-heating, thus restor-
ing low IOUT values (in particular, IOUT at B2 almost coincides with the
current that would be obtained under isothermal conditions)
• in case 3, the mirror forces a large IOUT transition due to the sharp slope
of the load line, leading to a 25 ms-long response – while the expected
rise time should be in the order of ns.
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Fig. 4.10. IOUT against time for all the cases analyzed in this work, along with the
applied IREF step; the steady-state conditions corresponding to IREF1 and IREF2 are
labeled as in Fig. 4.9.
Fig. 4.11 shows the S-shaped steady-state ∆T2´VOUT curves correspond-
ing to the IOUT´VOUT characteristics depicted in Fig. 4.9, as well as the dy-
namic ∆T2 trajectories eventually ending in the quiescent points. The highest
temperatures – which are expected to lower the device reliability – are reached
for case 1 due to the high VCC and the relatively low RL. It is surprisingly
found that the transition IREF1´IREF2, despite the increase in IOUT, entails a
∆T2 reduction for cases 1 and 2. This can be explained by considering that
points A1 and A2 are associated to a higher VOUT in comparison to B1 and
B2, respectively, which – prevailing over the lower IOUT – give rise to a higher
dissipated power. The opposite behavior is detected for case 3 since the load
line identifies a much larger current on the IREF2 characteristic (B3) compared
to the IREF1 one (A3), while VOUT remains almost unchanged.
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4.1.3 Common emitter amplifier with a SiGe HBT
In the following a dynamic ET analysis for a Common Emitter (CE) ampli-
fier is performed [222]. The active element in the simple CE amplifier de-
picted in Fig. 4.12 is a SiGe HBT fabricated by Infineon Technologies within
the framework of the European Project DOTFIVE [184] with key features
maximum cut-off and oscillation frequencies fT/fmax=190/250 GHz, and open-
emitter breakdown voltage BVCBO=6.8 V. The emitter area is given by WE ˆ
LE=0.2ˆ2.67 µm2, WE and LE being the effective emitter width and length,
respectively. The intrinsic transistor region is surrounded by shallow and deep
trenches filled with electrically – and thermally – insulating materials in order
to boost the RF performance [223].
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Fig. 4.12. Sketch of the CE amplifier under analysis.
The thermal resistance RTH of the device was determined by a twofold
approach, namely,
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• Numerically, through 3-D thermal simulation performed with a FEM
commercial software package [224]. The thermal conductivities of the
materials were initially set to accepted literature values.
• Experimentally, by invoking an improved common-base variant [185,
225], of a classical approach based on simple DC measurements [159].
Unfortunately, a great discrepancy (~42%) arose between the numerical
(3250 K/W) and experimental (5600 K/W) RTH values, consistently with re-
sults recently obtained for STMicroelectronics transistors [185]. An effort is
currently being made to understand the physical reason leading to the numer-
ical underestimation, as also reported in Section 3.4. In order to retrieve the
experimental value of RTH , k was reduced to 68 W/mK for the silicon region
enclosed by the shallow trench, and that can be ascribed to defects and finite
size effects. The transient thermal impedance ZTH was subsequently simu-
lated, and the corresponding Foster network was identified and synthesized as
reported in Chapter 2.
The comparison between FEM data, the calculated via the simplified semi-
analytical method presented in [226] – in which the thermal problem is repre-
sented by considering a rectangular HS in a homogeneous silicon domain with
k=140 W/mK superiorly limited by an adiabatic surface –, and their corre-
sponding TFBs are shown in Fig. 4.13. The figure reveals that the FEM ZTH
is much higher than that evaluated through the simplified model in [226], al-
though in the latter the cooling emitter contact (accounted for in the first) was
replaced by a zero heat flux condition. This is due to the prevailing twofold
heating action of the reduced thermal conductivity of the silicon, and the shal-
low/deep trenches, which inhibit the heat spreading.
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Fig. 4.13. Comparison between simulated (dotted lines) and identified (solid) ther-
mal impedances corresponding to the 3-D FEM simulation and the simplified model
proposed in [226].
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The CE amplifier was then simulated with PSPICE [39], assuming
VCC=2V, VBE=VB=0.9V and RL=50 Ω. The SiGe HBT was represented by a
subcircuit with parameters calibrated through an extensive experimental cam-
paign. A small AC signal vbe(=vb) with a 2 mV semi-amplitude and assigned
frequency was subsequently applied as input. The AC gain and the semi-
amplitude of the temperature oscillation as a function of frequency are shown
in Fig. 4.14 by accounting for the two aforementioned TFBs; also illustrated is
the isothermal AC gain at 300 K . The DC biasing points are given by:
• TFB from FEM – IC=4.15 mA, ∆Tj=42 K;
• TFB from simplified data – IC=2.61 mA, ∆Tj=5.8 K;
• Isothermal ∆Tj “ 0 – IC=2.38 mA.
As can be seen, the ET AC gains are both higher than the isothermal one (~2.4)
over the whole frequency range. In particular, they reduce with frequency,
eventually reaching a constant value beyond 8 GHz. The ET gain being higher
the isothermal one is ascribable to:
1. the larger excursion of the output characteristics under ET conditions, as
will be detailed in the following;
2. the higher biasing current.
Contribution 1 dominates at lower frequencies, where the temperature can fol-
low the (slow) oscillation of the electrical signals, but lowers beyond 100 kHz,
thus leading to a decrease in AC gain. The temperature fluctuations eventu-
ally extinguish for frequencies higher than 5 GHz, and the gain reduces to that
corresponding to isothermal conditions at Tj “ 342 K (FEM) or Tj “ 305.8
K (simplified model), which in both cases is still higher than the T=300 K
counterpart due to contribution 2.
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Fig. 4.14. AC gain (left) and temperature (right) of the CE SiGe amplifier by con-
sidering the TFBs corresponding to the 3-D FEM simulation (red) and the simplified
model proposed in [226] (green); also shown is the AC gain corresponding to T=300
K (blue).
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The AC results are corroborated by transient simulations conducted at as-
signed frequency values; it is confirmed that the amplitude of the dynamic out-
put voltage shrinks with increasing frequency, thus reducing the AC voltage
gain. In a similar fashion, the amplitude of the temperature oscillation (around
the DC value Tj=341.73 K) reduces with frequency. The analysis depicted in
Fig. 4.15 to the case of the FEM-based thermal network.
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Fig. 4.15. Transient simulations of the CE amplifier: voltage and temperature oscilla-
tion at three fixed frequency values.
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This behavior can be fully understood by resorting to the plots depicted in
Fig. 4.16, in which:
• the black curve is the ET DC characteristic for VBE=0.9 V;
• the red curves are the ET DC characteristics for VBE=0.898 V and 0.902
V (describing the amplifier behavior at low frequencies);
• the blue curves are the isothermal (@Tj=341.73 K) DC characteristics
for VBE=0.898 V and 0.902 V (describing the amplifier behavior at high
frequencies);
• the load line is represented in green.
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Fig. 4.16. (left) Steady-state IC–VCE characteristics: ET at VBE=0.9 V (black); ET
at VBE=0.898 V and VBE=0.902 V (red); isothermal at the FEM bias temperature for
VBE=0.898 V and VBE=0.902 V. (right) Graphical description of the application of a
small signal at low frequency in red, and high frequency in blue.
The DC bias point is given by the intersection between the load line and
the ET characteristic IC–VCE at VBE=0.9 V, which exhibits a positive slope
induced by self-heating. For low frequencies, the temperature can follow the
oscillations of electrical signals, and the dynamic operating point moves along
the load line between the ET characteristics corresponding to VBE=0.898 V
and VBE=0.902 V. The allowed vce oscillation amplitude is fairly high, and
so is the AC voltage gain (~5). By increasing the frequencies, the dynamic
operating point moves between the VBE=0.898 V and VBE=0.902 V charac-
teristics, which are not purely ET any longer, since the temperature is not
allowed to reach the DC values at those VBE’s due to the fast variations of
the electrical signals. Such characteristics are closer to the DC biasing point,
thus reducing the AC voltage gain. For frequencies are higher than 8 GHz, Tj
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cannot vary with respect to the DC value (341.73 K), and the operating point
moves between the isothermal VBE=0.898 V and VBE=0.902 V characteristics
at Tj=341.73 K; as a result, the AC gain is the same which would be obtained
under isothermal conditions at Tj=341.73 K (~3), still greater than the isother-
mal AC gain at Tj=300 K due to the higher collector current at the bias point.
4.2 Interconnect line in UTCS
The structure for a 2-layer UTCS module described in Section 2.6 can be ex-
tended to account for an interconnect between the two chips as sketched in
Fig. 4.17a, with face-to-face active circuitry regions of the chips connected by
two tungsten vias and a 2-µm-thick copper line [114]; Fig. 4.17b reports an
illustrative 3-D view of the active regions of the chips and the interconnect
scheme.
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Fig. 4.17. (a) Cross-section of the analyzed 2-chip module in UTCS technology, and
(b) illustrative 3-D view of the thermal representation of the circuitries lying on the
chips and the interconnect scheme.
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The module was thermally modeled by partitioning the (long) copper line
into seven individual elements – identified with letters “a”, “b”, . . . , “g”; two
additional HSs (1 and 2) were assumed to describe the circuitries embedded in
the chips. Fig. 4.18 shows the mesh of the 2-chip module, comprising about
1.7ˆ106 tetrahedra and involving 2.4ˆ106 DoFs. A transient thermal simula-
tion over 64 logarithmically-spaced time instants was found to last nearly 10
hours on a workstation equipped with 2 hexacore 2.43 GHz CPUs and 100 GB
RAM.
Fig. 4.18. Comsol mesh of the analyzed 2-chip module with a detail in the inset. No
symmetry was available to be exploited.
Fig. 4.19 depicts the time evolution of the self-heating and mutual ther-
mal impedances computed by activating the 1st-level chip, as obtained by 3-D
FEM simulations and from a Multi-port TFB. The following observations are
in order:
• the individual line elements designated as “g” and “a” are more heat-
sensitive wrt the others due to their close proximity with the adiabatic
lateral walls of the domain;
• in particular, element “g” owns the worst heat dissipation capability
since it is connected to the 2nd-level chip, which suffers from the adi-
abatic condition at the top surface of the module;
• the other elements of the copper line are located far away from the
vias, thus exhibiting an almost symmetrical behavior, the lowest ther-
mal impedance being shared by the central sources “c”, “d”, and “e”,
which are marginally affected by the lateral boundaries.
The TFB was then used to perform an ET simulation of the interconnect
between the two chips. The copper line was modeled with the standard ladder
RC circuit (e.g., [17,227]) that was connected to the TFB; in particular, the val-
ues of the resistance and capacitances associated to the individual line elements
were evaluated as suggested in [228] and [229], respectively. The temperature
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Fig. 4.19. (left) Self-heating thermal impedances, and (right) mutual thermal
impedances obtained by activating the 1st-level chip, for the heat sources involved
in the analyzed structure, namely, the circuitries embedded in the stacked chips, and
the elements of the copper line (shown in the inset); numerical data (dot lines) are
compared to results obtained with the synthesized network (solid).
dependent resistors – the TC of which is assumed equal to 4 mΩ/K [228, 230]
– was implemented by replacing the traditional PSPICE “R” parts with Analog
Behavioral Modeling (ABM) sources suited (i) to force a voltage drop depend-
ing on both the flowing current and the temperature computed by the TFB, as
well as (ii) to evaluate the dissipated power that is in turn provided to the TFB.
The coupled ET circuit is shown in Fig. 4.20. It can be exploited to accurately
estimate in a few seconds the heating impact upon the propagation of a signal
through the interconnect line [17, 227, 230] by varying within practical ranges
the time evolution and level of the powers dissipated by the active chips, and
the frequency of the signal. This analysis is recognized to be very important for
the design of the interconnect system from a signal integrity viewpoint, since a
significant thermally-induced propagation delay may lead to timing violation
or clock skew [19].
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Fig. 4.20. Circuit for ET simulation of the interconnect line in Fig. 4.17 with
temperature-dependent resistors and the extracted TFB.
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A simulation was carried out by assuming that the active regions of the
buried and top chips dissipate PD1=45 W and PD2=15 W, respectively, within
different periods as depicted in Fig. 4.21a, along with the corresponding tem-
perature rises over ambient ∆T1 and ∆T2 evaluated by the TFB. The tempera-
ture evolutions of the line elements are illustrated in Fig. 4.21b: a nonuniform
temperature field takes place over the line, which peaks over the central por-
tion and sharply decreases along the outer elements. The ET analysis was
conducted over ns-wide time intervals starting at chosen instants associated to
different heating conditions and identified in Fig. 4.21a, namely,
• t1=0.11 s (only PD1 switched on, rising temperatures)
• t2=0.20 s (only PD1 switched on, steady-state temperatures)
• t3=0.41 s (PD1 and PD2 switched on, rising temperatures)
• t4=0.50 s (PD1 and PD2 switched on, steady-state temperatures)
Fig. 4.21c details the temperature increments for the elements of the copper
line due to PD1 and PD2 at the aforementioned instants.
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Fig. 4.21. (a) Temperature rises over ambient and dissipated power pulses against
time for the two stacked silicon chips. Temperature rises over ambient due to the heat
emerging from the dissipating chip circuitries for the elements of the interconnect line
(shown in the inset), as obtained (b) through a PSPICE simulation versus time, and (c)
along the line at fixed time istants.
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The ET impact on the interconnect was investigated by applying to the
line input a digital signal VIN with 1 V amplitude and 1 GHz frequency with
a 50% duty cycle, and by monitoring the output voltage VOUT. Results are
reported in Fig. 4.22a, which shows the high-low delays tPHL corresponding
to the assigned time instants, as well as the one that would be obtained under
isothermal conditions at T=300 K (10 ps). As can be seen, as the temperature
field increases over the line, the elementary resistances, and thus the delay,
steadily grows; in particular, tPHL is found to span from about 11.2 ps at t1
(with a 12% rise) up to 12 ps at t4 (20%). It can be therefore concluded that
disregarding ET effects may lead to a significant underestimation of the actual
delay. The transient VOUT behavior against time for cases t1 and t4 is depicted
in Fig. 4.22b, along with the ideal isothermal behavior.
9.5
10.0
10.5
11.0
11.5
12.0
12.5
 isothermal
 t1
 t2
 t3
 t4
t4t3t2
H
ig
h-
lo
w
 p
ro
pa
ga
tio
n 
de
la
y 
[p
s]
isothermal t1
(a)
0.500 0.505 0.510 0.515 0.520 0.525 0.530
0.0
0.2
0.4
0.6
0.8
1.0
1.2
(b)
 VIN
 VOUT isothermal
 VOUT @ t1
 VOUT @ t4
Vo
lta
ge
 s
ig
na
ls
 [V
]
Time [ns]
Fig. 4.22. (a) High-low delays of a digital 1-GHz voltage signal propagating along the
interconnect line from the time instants shown in Fig. 4.21a; (b) VOUT evolution for
the t1, t4 cases, along with VIN.
4.3 Unclamped Inductive Switching Test of a IGBT
Significant information on the physics underlying the behavior of an IGBT
during the UIS test – described in Section 1.1 – can be in principle gained
by high-granularity simulations accurately accounting for ET and II effects.
The approach relying on TFB described in Section 1.2 is applied to explore
the relation between the avalanche I–V characteristic of a 1.2 kV-rated IGBT
with three emitter pads manufactured by Toyota and its behavior during the
UIS transient, with particular emphasis on the occurrence of the hopping phe-
nomenon [231].
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4.3.1 TFB and electrical model
The device was discretized into 12 ˆ 9 square cells so as to allow the descrip-
tion of uneven current and temperature field as depicted in Fig. 4.23.
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Fig. 4.23. (Top) Sketch of the IGBT structure partitioned into 12 ˆ 9 elementary
cells, highlighting the pads and the cells monitored in Fig. 4.26. (Bottom) Scheme
illustrating all the cells thermally influenced by the i-th one. For the surrounding cells,
also indicated is the correlation between color and center-to-center spacing from the
i-th.
The identification and synthesis procedure was simplified by the following
considerations:
• The same self-heating thermal impedance ZTHii is assumed for all the
cells. This assumption is reasonable since the ZTHii of the inner 10
ˆ 7 cells are almost identical, whereas those associated to the 38 cells
located along the border are only slightly higher due to the adiabatic
silicon boundary that partially inhibits the lateral heat flow.
• With the chosen discretization, an arbitrary i-th cell influences only a
few surrounding cells from a thermal viewpoint. In particular, if d de-
notes the center-to-center spacing between the power-dissipating i-th
cell and an adjacent one, the temperature rise over cells far from the
i-th by more than 3d can be disregarded. A pictorial scheme illus-
trating the cells thermally impacted by the i-th is sketched in Fig. 4.23,
where it is highlighted that cells sharing the same distance undergo the
same thermal coupling: as a result, only 6 mutual thermal impedances
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ZTHjipj ‰ iq are to be determined for each cell. Furthermore it can
be seen that the ZTHjipj ‰ iq are almost coinciding regardless of the
position of the i-th cell.
The output was given in a Foster network topology, since it allows to efficiently
model a limited coupling between the cells (as reported in Section 2.5) [87].
The elecrical macromodel for each cell is obtained by suitably modifying
the IGBT model proposed in [232]. The avalanche current ICAV is generated
by a nonlinear controlled source as ICAV = (MAV –1) ¨ (ICT + Ileak), where ICT is
the collector (i.e., anode) current in the absence of II effects, Ileak is a leakage
current, and MAV is the avalanche multiplication factor expressed as
MAV “ exp
ˆ
bAV ¨ fI ¨ VCE ´RAV ¨ IC
fT ¨BV
˙
(4.1)
In (4.1), IC is the collector current (=ICT + ICAV), BV is the breakdown voltage
at ambient temperature, bAV and RAV (Ω) are fitting parameters, the latter being
used to describe the positive differential resistance (PDR) region in the I–V
curves; fT is a term that allows accounting for the PTC of BV and given by
fT “ exp paAV ¨∆T q (4.2)
aAV (K´1) being a fitting parameter; fI is a term that allows creating a negative
differential resistance (NDR) branch expressed as
fI “ exp
"
cAV ¨ exp
„
dAV ¨
ˆ
1´ IC
ICS
˙
¨ IC
*
(4.3)
where cAV (A´1), dAV, and ICS (A) are fitting parameters. It must be noted that
fI Ñ 1 for IC " ICS .
The individual subcircuits were electrically linked by short-circuiting gates
and collectors, and connecting all emitters (i.e., cathodes) through a resistance
network to account for the de-biasing effect across the metallization pattern;
in particular, very high values were set for the resistances between the emitters
of cells located on the borders of two different pads. The bond wires (i.e.,
the electrical grounds) were placed at the centers of the pads. Conversely,
the interconnections among internal nodes belonging to different cells were
disregarded.
The IC–VCE characteristic corresponding to VGE = 0 V is defined as
avalanche curve, and its shape determined by several technological parame-
ters, e.g., doping profiles, lifetime control techniques, as well as trench posi-
tion and depth, depending on the power device. The impact of the shape upon
the UIS behavior was investigated by tailoring the parameters of the avalanche
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multiplication factor MAV so as to obtain the curves depicted in Fig. 4.24 along
with the current IC,MAX = 27 A imposed at the turn-off beginning. It is shown
that IC,MAX identifies 3 initial operating points lying on different regions of the
characteristics, namely,
(A) a PDR branch,
(B) a low-slope NDR region upwardly limited by a flyback point followed
by a PDR behavior at higher currents, and
(C) a full NDR region.
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Fig. 4.24. Differently-shaped IC-VCE curves at VGE=0 V and T=300 K; IC,MAX is the
collector current at the beginning of the UIS transient.
Case A is expected to favor a uniform current distribution due to the sta-
bilizing action of the PTC of voltage BV [3, 233], whereas cases B and C are
likely to entail a current constriction mechanism, as reported in the basic pa-
pers [234, 235], as well as in [3, 31, 33, 233]. UIS simulations were performed
by applying a supply voltage VCC = 650 V and an inductor L = 4.4 mH, and
were found to last only 2 minutes on a normal PC, although the maximum time
step was set to 100 ns. Fig. 4.25 depicts the sustaining voltage BV and the total
collector current for the cases reported in Fig. 4.24.
The results can be summarized as follows.
In case A, the expected behavior is monitored: BV first increases and then
reduces as the current tends to extinguish, while the individual currents and
temperatures are evenly distributed across the cells; in particular, a peak in
temperature rise above ambient of 130 K is observed.
In case C, BV rapidly increases for 70 µs and then a convergence prob-
lem is encountered. An inspection of the simulated current/temperature maps
reveals that the NDR operating point triggers a hogging condition, in which
some circumscribed groups of cells try to bear the whole current. These fila-
ments keep shrinking until the involved areas become smaller than the cell size,
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Fig. 4.25. Transient evolution of the total collector current (left) and of the avalanche-
sustaining voltage (right) for cases A, B, and C. Two voltage drops are evidenced in
the time interval where BV manifests a sawtooth-like behavior.
eventually entailing a convergence failure, which corresponds to a catastrophic
destruction in a real device [3]. An interesting result is obtained for case B; it
is found that, after about 40 µs from the UIS beginning, the sustaining voltage
starts exhibiting an irregular behavior characterized by sudden drops. Con-
sistently with previous findings [33], a hopping phenomenon is shown to take
place, as illustrated in Fig. 4.26, which represents the evolutions of the indi-
vidual collector currents and temperature rises of selected cells (identified in
Fig. 4.23) during the UIS discharging.
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Fig. 4.26. Transient evolutions of (a) individual collector currents and (b) temperature
rises over ambient for the cells identified in Fig. 4.23.
The following considerations – based on an extensive simulation campaign
– can be made.
The hopping phenomenon can be ascribed to the S-like shape of the
avalanche curves of the individual cells, and, in particular, to the high-current
flyback behavior that restores a stabilizing PDR region, which – supported by
the PTC of the BV voltage – may yield sudden jumps of the dynamic operating
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points on each characteristic [33]. The hopping sequence is unpredictable due
to the significant dependence on active area discretization, position of bond
wires, emitter de-biasing, and small technological discrepancies among the
cells; this likely applies to any simulation approach. The temperature peak
over the device in case B can be far higher than that corresponding to case A;
the computed thermal maps reveal that some cells heat up to more than 160
K over ambient (Fig. 4.26b); in particular, it was found that the peak value
is relatively insensitive to discretization, moderate variations in emitter de-
biasing, and cell discrepancies, whilst the cell(s) where the temperature peak
takes place may change. Thus – although not usually leading to an irreversible
device failure – case B unavoidably entails a reduction in sustainable energy
and reliability. PSPICE simulations were found to be well-suited to capture
the hopping occurrence and estimate a trustworthy temperature peak over the
device. Similar simulations were performed by making use of the approach
proposed in [31, 233], where the same discretization was considered for the
electrical solver, and the CPU time was found to be more than 10 hours on a
high-performance workstation.
Fig. 4.27 illustrate the collector current distribution determined before and
after the two BV drops indicated in Fig. 4.25, and offer further evidence of the
correlation between BV fluctuations and hopping.
• Before the first drop, the current is almost completely conducted by a
few cells near the corners, when suddenly other cells close to the bound-
ary switch on.
• Before the second BV drop various cells close to the border are bearing
the whole current, when this condition is abruptly replaced by another in
which all these cells become dry and the current entirely flows through
the central area.
Experiments over a test IGBT structure coinciding with that analyzed in the
previous sections were performed by a nondestructive in-house UIS tester and
an IR camera with 50 Hz frame rate [236]. In particular, VCC = 160 V, L = 10
mH were applied, and a turn-off current IC,MAX = 19.5 A was imposed. Sim-
ulations were conducted by adjusting the II model so that the avalanche curve
of the whole device matches the experimental characteristic obtained through
a transmission-line pulse system and placing electrical grounds in correspon-
dence to the position of the bond wires. Fig. 4.28 shows the evolutions of total
collector current and avalanche voltage during UIS discharging, as determined
experimentally and through PSPICE simulations.
112 CHAPTER 4. DYNAMIC ET SIMULATIONS
Currents; time=246.80 µs
 
 
0
0.2
0.4
0.6
0.8
1
Currents; time=256.03 µs
 
 
0
0.2
0.4
0.6
0.8
1
Currents; time=247.83 µs
 
 
0
0.2
0.4
0.6
0.8
1
Currents; time=257.09 µs
 
 
0
0.2
0.4
0.6
0.8
1
Fig. 4.27. Case B: current distribution over the active silicon area before (left) and
after (right) the first (top), and second (bottom) BV drops indicated in Fig. 4.25.
200 225 250 275 300 325 350 375
0
5
10
15
20
25
 simulated
 experimental
To
ta
l c
ol
le
ct
or
 c
ur
re
nt
 I
C
 [A
]
Time [µs]
t1 t2
0
200
400
600
800
1000
1200
1400
1600
 V
ol
ta
ge
 B
V 
[V
]
Fig. 4.28. Experimental and simulated transient evolution of the total collector current
(left) and of the avalanche-sustaining voltage (right) during the UIS test for IC,MAX =
19.5 A. Also shown are the time instants t1 and t2 at which the temperature maps in
Fig. 4.29 are taken.
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The temperature maps illustrated in Fig. 4.29, obtained after 40 µs (t1) and
60 µs (t2) after the UIS beginning, provide overwhelming evidence of a hop-
ping phenomenon, since the area subject to the maximum temperature moves
from the right to the left pad. With the adopted approach it was possible to
foresee the hopping triggering with a temperature peak slightly higher than
the measured one, as illustrated in Fig. 4.30 (it is to be noted that the real de-
vice benefits from the cooling action of convection), while missing the exact
transient temperature distribution.
Fig. 4.29. IR temperature maps detected 40 µs (top) and 60 µs (bottom) after the UIS
beginning for a turn-off current IC,MAX=20 A.
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Fig. 4.30. Transient temperature rises over ambient for the cells identified in Fig. 4.23,
as simulated by reproducing the experimental UIS conditions for the test IGBT shown
in Fig. 4.28.
4.4 SC test of a SiC power MOSFET
Silicon carbide (SiC) power devices are promising candidates for energy distri-
bution, as well as for automotive, aircraft, and spacecraft applications, thanks
to their inherent features like high breakdown voltage, low on-state resistance,
and excellent high-temperature capability [237]. Owing to the fact that SiC
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transistors often operate under critical conditions, reliable simulation tools ac-
counting for ET effects are needed for design optimization. However, this is a
challenging task since the temperature dependences of the key parameters are
rather different compared to traditional Si devices (e.g., the impact of SiC/SiO2
interface traps must be taken into account).
In this section, the dynamic Short Circuit (SC) test of a 1200V 50 A 4H-
SiC power MOSFET – manufactured by CREE [238] and depicted in Fig. 4.31
– is analyzed and simulated following the approach described in Section 1.2.
Fig. 4.31. Top-view picture of the SiC power MOSFET under test.
Thermal model
The DUT is subdivided into an assigned number of cells, as it was done for
the IGBT in the previous Section. The device structure and the corresponding
mesh – discretized into 200 cells – are shown in Fig. 4.32.
Fig. 4.32. Half device structure implemented in Comsol in draw mode, mesh compris-
ing 1.2ˆ105 elements (tetrahedra), and a simulation example obtained by activating
the corner cell.
Only half a device was simulated due to symmetry, the missing portion
being virtually restored by imposing an adiabatic condition over the plane of
symmetry. The thermal conductivity of 4H-SiC was set to 250 W/mK; higher
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values were found to lead to an underestimation of ET effects with respect to
the experimental SC data reported in the following. Each of the 175 cells be-
longing to the active area is associated to an individual heat source. A Foster
TFB was identified and subsequently synthesized. The Kirchhoff transforma-
tion [170,171] was implemented to account for the temperature dependence of
the thermal conductivity by including 175 additional ABMs. It is worth noting
that this is reasonable since a bare die device is considered, in which kSiC play
the most important role.
Transistor model
The model employed for the transistor cell is a variant of the classic Level 1
enriched to account for the temperature dependences of the relevant physical
parameters [239]. Let T and T0 be the temperature (assumed uniform) of the
cell and the ambient temperature (27˝C), respectively. The negative tempera-
ture coefficient (NTC) of the threshold voltage is described by the linear law
VTH pT q “ VTH pT0q ´ ϕTH ¨ pT ´ T0q (4.4)
where ϕTH is a fitting parameter.
The temperature dependence of the electron mobility in the channel is en-
abled through the power relationship
µn pT q “ µn pT0q ¨
ˆ
T
T0
˙´mpT q
(4.5)
the exponent m being given by
m “ ´am ` pam ` bmq ¨ r1´ cm ¨ exp p´dm ¨ T {T0qs (4.6)
where am, bm, cm, and dm are fitting parameters.
The resistance of the lightly-doped drift region was modeled through the
following expression:
RD pVGS , Vdrift, T q “ RD0 pT q `RD1 pT q ¨ Vdrift
V1 ` Vdrift ¨
ˆ
VGS
V2
˙´r
(4.7)
where Vdrift=VDS-Vch is the voltage drop across RD, Vch being the drop across
the channel, and RD0(T), RD1(T) are given by
RD0 pT q “ RD0 pT0q ¨
ˆ
T
T0
˙r0
(4.8)
RD1 pT q “ RD1 pT0q ¨
ˆ
T
T0
˙r1
(4.9)
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V1, V2, r, r0, and r1 being fitting parameters.
II effects are activated by multiplying the II-unaffected drain current by the
avalanche factor [7]
M “ 1` aII tan
«
fI pIDq ¨ pi
2
ˆ
VDS
BVDS pT q
˙bIIff
(4.10)
where BVDS is the breakdown voltage, given by
BVDS pT q “ BVDS pT0q ¨ exp rcII ¨ pT ´ T0qs (4.11)
and fI is a nondimensional term needed to account for the current dependence
of M; aII, bII, and cII are fitting parameters.
Subcircuit
A sketch of the cell subcircuit is represented in Fig. 4.33.
D
Vch
S
I (T)Dµ I (V ,T)DII DS
VG
G
DT
PD
standard
MOSFET
ID0noII
ID
IDnoII
V ’(T)G
VD
A B C
D I (V ,V ,T)D GS drift·RD
VS
Fig. 4.33. Sketch of the subcircuit implementing the transistor model.
In order to activate the temperature-induced VTH reduction described by
(4.4), source A in series with the gate adds the voltage ϕ ¨∆T to VG so that the
overdrive voltage becomes
VG
1 ´ VS ´ VTH pT0q “ VG ` ϕTH ¨∆T ´ VS ´ VTH pT0q “
“ VG ´ VS ´ rVTH pT0q ´ ϕTH ¨∆T s “ VGS ´ VTH pT q (4.12)
Let us define as ID0noII the II-free drain current conducted by the VGS’-biased
standard MOSFET, the mobility of which is µn(T0). The relationship (4.5) is
enabled by subtracting to ID0noII the current IDµ generated by source B given
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by
IDµ “ ID0noII ¨
«
1´
ˆ
T0 `∆T
T0
˙´mpT qff
(4.13)
so that the II-free current IDnoII becomes
IDnoII “ ID0noII ´ IDµ “ ID0noII ¨
ˆ
T0 `∆T
T0
˙´mpT q
(4.14)
Avalanching effects are included by adding to IDnoII an II-induced current IDII
given by
IDII “ pM ´ 1q ¨ ID0noII (4.15)
which is calculated by source C according to (4.10); as a result, the drain
current ID at the cell terminal is
ID “ IDnoII ` IDII “M ¨ ID0noII (4.16)
The bias- and temperature-dependent drift resistance given by (4.7) is taken
into account by making use of source D that imposes the voltage drop ID ¨
RDpVGS, Vdrift, T q. The power VDS ¨ ID dissipated by the cell is provided to the
TFB to allow for the calculation of the temperature field.
Parameter extraction
The parameters in (4.4)–(4.6) were extracted from the isothermal ID–VGS
transfer characteristics measured at various TB by keeping constant VDS, as re-
ported in Fig. 4.34. The isothermal measurements were performed by means
of an in-house 250 A-rated curve tracer suited to apply down to 1 µs-wide
current pulses.
By applying the quadratic extrapolation method [240], it was found that:
• The device exhibits high values for VTH(T0) (=6.3 V) and ϕTH (=18
mV/˝C) compared to similarly-rated Si power MOSFETs. Both findings
were attributed to the high density of SiO2/SiC interface traps [241,242].
In particular, the fast VTH reduction with temperature – due to the emis-
sion of inversion electrons from the traps – entails a severe PTC for ID,
which in turn exacerbates the ET feedback [243].
• The mobility µn is subject to a PTC at low temperatures, and to a NTC
at high temperatures. This was again ascribed to the interface traps
[244–246]. The TC of µn in a SiC power MOSFET is indeed due to the
interplay between (i) the Coulomb scattering with the filled traps, lead-
ing to a PTC induced by the trap discharging with increasing tempera-
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ture, and (ii) the acoustic-phonon scattering yielding an NTC, where (i)
and (ii) prevail at low and high temperatures, respectively. Such a behav-
ior is accurately described by the novel formulation (4.6) for power fac-
tor m, which is instead considered positive and temperature-independent
for Si MOSFETs, where mechanism (i) is practically absent.
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Fig. 4.34. Experimental (red dotted) vs. simulated (solid blue): (a) transfer character-
istics at TB =30, 75, and 150˝C; (b) output characteristics for various VGS values at
TB =30˝C.
The drift resistance parameters in (4.7) were determined by comparing the
model with the isothermal ID–VDS output characteristics obtained at various
TB by varying VGS. Fig. 4.34b depicts the curve family at TB=30˝C, which
evidences the gradual transition from linear to saturation region, typical of SiC
power MOSFETs.
The calibrated subcircuit was adopted to evaluate the temperature coeffi-
cient of the drain current given by
αT “ BIDBT
ˇˇˇˇ
VDS
(4.17)
with and without the traps-induced effects on the TCs of VTH and µn; in partic-
ular, such effects were annihilated by reducing ϕTH from 18 to 3 mV/˝C [247],
and setting cm=0 in (4.6) so as to eliminate the impact of Coulomb scattering
on µn. Fig. 4.35 shows that the traps lead to a detrimental highly-positive αT
within a broad range of currents and temperatures.
Short-circuit test: simulation and experiment
The SC capability of the DUT was experimentally evaluated at various com-
binations of gate and supply voltages, by a custom 3 kA, 1.7 kV-rated tester
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Fig. 4.35. Temperature coefficient of the drain current for the DUT at TB=30 (solid
lines) and 150˝C (dashed) with and without the traps-induced effects on the TCs of
threshold voltage and electron mobility.
featuring stray inductance of 250 nH, and handled by an FPGA-based circuit
ensuring a 20 ns resolution for the gate voltage pulse [248].
The simulation of an SC test over several tens of µs was found to last
less than 50 s. Fig. 4.37 reveals that for medium/high VGS values the drain
current ID first increases due to the PTC induced by the reduction in thresh-
old voltage and in Coulomb scattering, and then smoothly decreases since the
NTC triggered by the acoustic-phonon scattering dominates [249]. The ID
evolution corresponding to ϕTH=3 mV/˝C and cm=0 for the case VDD=100 V
and VGS=19 V is also reported, which provides overwhelming evidence that
disregarding the effects of the interface traps leads to a dramatic simulation
inaccuracy. Fig. 4.37 also reports the temperature and current density maps
at chosen points of the SC curves where the behavior is dictated by the PTC.
Almost uniform distributions are found regardless of biasing conditions and
selected time instants, which witnesses that the layout is properly designed.
Fig. 4.36. Experimental SC tester [248].
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Fig. 4.37. (left) Time evolution of the drain current during short-circuit tests car-
ried out for various combinations of VDD and VGS ; experimental data (red lines) are
compared to PSPICE simulations (blue); also shown is the behavior that would be
obtained by neglecting the traps-induced effects for the case VDD=100 V, VGS=19 V
(green). (right) Temperature and current maps for points A and B.
This allows explaining the experimental observation that the DUT can sustain
high dissipated powers without failure occurrences.
4.5 String of photovoltaic panels subject to architec-
tural shading
4.5.1 TFB and temperature-dependent solar cell circuit
A 3-D FEM model of the a commercial solar panel was built and used to
extract a TFB. The panel under analysis is the monocrystalline ET-M54050
50Wp manufactured by ET SOLAR – partitioned into two 20-cells subpanels
equipped with bypass diodes [250] – mounted with tilt β “ 30°, and oriented
with azimuth γ “ ´16° as in the available experimental setup.
Preliminary thermal-only analyses – considering as reference day June
15th, 2:00 PM, with a clear sky in Naples, Italy – were performed. The ge-
ometry and materials, built according to the datasheet data [250], are depicted
in Fig. 4.38 and the parameter values are reported in Tab. 4.1 and Tab. 4.2. The
external aluminum frame was neglected due to its small area of heat exchange.
The mesh was generated with COMSOL [41], by exploiting selective meshing
features since the horizontal dimensions are much larger than the thicknesses.
A significant issue is the choice of the correct BCs for the model. The
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Fig. 4.38. Solar panel geometry data.
Table 4.1. Values of the geometry parameters depicted in Fig. 4.38.
Thicknesses [mm] Module [mm] Cell [mm] Spacings [mm]
Glass = 3 D=719 B=127.25 a=32
EVA = 2.15 W=555 b=82 d=20
Si cells = 0.15 c=2
Back = 1
Table 4.2. Values of the material parameters.
Material ρ c k
[kg/m3] [J/kgK] [W/mK]
Glass 3000 500 1.8
EVA 960 2090 0.35
Si cells 2330 677 148
Tedlar 1200 1250 0.15
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following BCs have been considered, as depicted in Fig. 4.39:
• The top surface of the panel is subject to the incident wind. Therefore
both forced and free convection are considered. Moreover, radiant heat
is emitted towards the sky from the top surface.
• The bottom surface is assumed to be shielded from the wind, i.e., only
free convection and radiant heat towards the ground are considered.
• The side surfaces are assumed adiabatic: the thermal exchange through
them is assumed negligible due to their small dimensions wrt the top and
bottom surfaces.
• The solar panels composing the analyzed string are assumed to be
thermally-decoupled, i.e. with independent thermal models.
Fig. 4.39. Schematic representation of the BCs
Free convection is modeled according [251]: the average Nusselt number
Nu is given by
Nu “ 0.68` 0.67Ra
1
4”
1` `0.492Pr ˘ 916 ı 49 , Ra ď 10
9 (4.18)
with the following adimensional parameters
Prandtl’s number Pr “ ν
α
(4.19)
being ν air kinematic viscosity, and α air’s thermal diffusivity;
Grashof’s number Gr “ gγICL
3 ¨ cosp90˝ ´ βq
ν2
pT ´ TAMBq (4.20)
being g “ 9.8 m/s2 acceleration of gravity, γIC air isobaric compressibility,
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and T local surface temperature;
Rayleigh’s number Ra “ Gr ¨ Pr (4.21)
The average free heat transfer exchange coefficient hfree is evaluated fromNu
hfree “ kair ¨Nu
L
(4.22)
with air thermal conductivity kair “ 2.614 ¨ 10´2 W/mK, L being the charac-
teristic length given by the ratio between the surface and the perimeter of the
area in which thermal exchange occurs L “ A{P .
Forced convection is modeled with a slight modification of [252] consid-
ering the wind speed available from [253]. Defining θw as the angle between
the wind direction and the normal vector to the panel, the equations at fixed
angles are listed in Tab. 4.3.
Table 4.3. Forced heat transfer exchange hforced as a function of wind speed w and
incidence angle θw, after [252].
θw Equation
0° hforced “ 2.2w ` 8.3
45° hforced “ 2.6w ` 7.9
90° hforced “ 3.3w ` 7.5
135° hforced “ 2.2w ` 7.9
180° hforced “ 1.3w ` 8.3
Free and forced convection are composed according to [251]
htot “ 3
b`
hfree
˘3 ` `hforced˘3 (4.23)
Comparing hfree and hforced and making use of (4.23) it can bee seen that
even if a light wind is present, free convection can be neglected.
The power density q [W/m2] exchanged between the panel surfaces and
the ambient due to radiative contribution is given by [251]
qirr,front “ Ffrontεfrontσ
`
T 4front ´ T 4sky
˘
(4.24)
qirr,back “ Fbackεbackσ
`
T 4back ´ T 4ground
˘
(4.25)
for the front and the back, respectively, with emissivity front “ glass “
0.91, back “ tedlar “ 0.85, σ “ 5.67 ¨ 10´8 Wm´2K´4 being the Stephan-
Boltzmann constant, assuming Tsky “ Tground “ TAMB and with F view
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factor given by
Ffront “ 1` cospβq
2
(4.26)
Fback “ 1´ cosp180
˝ ´ βq
2
(4.27)
for the front toward the sky and for the back toward the ground, respectively.
In order to check the BCs, first simulations were run assuming uniform
illumination with incidence irradiance on the plane of the panel G “ 931.34
Wm´2 and comparing the cell temperatures with the commonly-adopted em-
pirical equation in a wide range of operating condition
Tcell “ TAMB ` G
800
pTNOCT ´ 20˝Cq (4.28)
where TNOCT is the nominal cell junction temperature, being TNOCT “
44.5 ˝C. For the analyzed solar panel in the assumed operating condition,
Tcell “ 54.9 ˝C is obtained. This value has been compared to the one ob-
tained from 3-D FEM simulations. Each cell is assumed to recieve the 95%
of the incident power, i.e. PD “ 0.95G ¨ Acell, and the negative converted
power is determined by a purely-electrical simulation. Two cases have been
considered:
1. Deactivating the radiative BCs, the average temperature of the cells is
given by T cell,noqirr “ 69.15 ˝C
2. Including the radiative BCs, T cell,qirr “ 53.3 ˝C is computed
From the aforementioned results is apparent that, while it is often found in the
literature that is possible to neglect radiant BCs (e.g., [251]), this leads to a
significant temperature overestimation.
A TFB to be used in a dynamic ET simulation is then built by exploiting
FANTASTIC [154] (see Section 3.2) and is depicted in Fig. 4.40.
TFB
P1
P40
cells
P41
P122
boundary
conditions
ΔT1
ΔT40
ΔT41
ΔT122
ABM
ABM
post-processing
temperature maps
ξ1 ξ2 ξorder
Fig. 4.40. TFB as obtained through FANTASTIC, suitably extended to take into ac-
count nonlinear radiative heat BCs.
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Each solar cell is modeled with a HS; moreover, in order to model the
nonlinear radiant heat BCs, additional HSs on the top and the back surface are
considered by discretizing the surfaces with rectangles on top of the cells. The
total number of heat sources is 122, with the one numbered for 1 to 40 for the
solar cells. The dissipated power given as input to the cell is the sum of the
incident power from the sun, diminished by the reflection and absorption of the
layer on top of the cells, and the negative generated electrical power obtained
from the circuit cell model described in the following subsection. The power
and temperature corresponding to the surface discretization are closed in an
internal feedback loop with a nonlinear ABM in order to model the radiant
heat transfer and do not require user input. Besides the average temperature
at the cells, which is used to perform the ET simulation, an additional set of
nodes allows the user to evaluate the temperature field over the whole solar
panel as in [154], unlike other compact thermal models.
The cells are described with the electrical subcircuit shown in Fig. 4.41
– improved variant of the classic one-diode model provided with two addi-
tional terminals compared to standard isothermal models, namely, a node car-
rying the dissipated power Pcell (defined as –Icell¨Vcell) as an outcome, and
another one providing as an input the temperature rise ∆T with respect to
TAMB=T0=27˝C. The subcircuit accounts for [254]:
• the linear PTC κ [A/˝C] of the PV current Iph due to the bandgap shrink-
ing and the resulting increase in the number of photons with enough
energy to generate electron-hole pairs with the equation
Iph “ Iscnom G
Gnom
`κp∆T`2q “ IphpG, 25˝Cq`κp∆T`2q (4.29)
where Iscnom is the short-circuit current under standard test conditions
(STC), i.e., nominal irradiance Gnom “ 1000W {m2 and cell tempera-
ture equal to 25˝C, and G is the actual irradiance incident on the cell,
obtained from in-house routines [255, 256].
• the temperature dependence of the I–V behavior of the intrinsic diode as
in the equation
ID “ I0 exp
«
VD ` φ0∆T
npVT0 ` kq∆T
ff
(4.30)
where I0 is the reverse saturation current at T0, n is the ideality factor,
and φ0 [V/K] is a coefficient dependent upon the physical features of
the P-N junction, which was properly optimized to ensure a good de-
scription of the temperature dependence of the open-circuit voltage Voc
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reported in the datasheet.
• the PTC of the parasitic series resistance
RSpT q “ RSpT0q ¨
˜
T0 `∆T
T0
¸mR
(4.31)
where T0 is expressed in Kelvin degrees (=300 K), and mR ą 0.
• avalanching effects according to the model proposed in [257]
Iav “ ´ VD
Rsh
aII
«
1´ VD
BV pT q
ff´mII
(4.32)
where Rsh [Ω] is the shunt resistance, coefficient aII and power factor
mII are dimensionless fitting parameters, and BV (ă0 V) of the cell
with temperature dependence given by
BV pT q “ BV pT0q exppbII∆T q (4.33)
bII [K´1] being another fitting parameter.
All the parameters of the cell subcircuits are reported in Tab. 4.4.
DT T= -T0
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Fig. 4.41. Schematic of the cell subcircuit illustrating the connection with the TFB
associated to the panel.
The subcircuits of the cells belonging to a panel are automatically linked
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to the TFB, thereby leading to a purely electrical circuit suited to describe the
dynamic ET behavior of the panel. Panel circuits can be in turn connected to
give rise to a macrocircuit representing a PV plant, the solution of which is
demanded to PSPICE [39].
Table 4.4. Values of the cell parameters.
Parameter Value
Iscnom 2.8 A
κ 1.69 mV/˝C
I0(T0) 8nA
n 1.2
φ0 4.4 mV/˝C
BV(T0) -10 V
aII 0.1
mII 1.1
RSH 100 Ω
RS(T0) 12 mΩ
mR 1.5
4.5.2 Simulation results
A dynamic ET analysis was conducted for a PV string composed by 5 series-
connected ET-M54050 50Wp panels mounted on a rooftop in Naples, Italy,
assuming the aforementioned reference day [258]. By employing the in-house
routines presented in [256], it was determined that a quite low incidence angle
θ of the Sun rays takes place (about 24°), which represents a fairly favorable
condition. By taking the values of the beam and diffuse irradiances on the
plane of horizon (Gbh=725 W/m2 and Gdh=230 W/m2, respectively) from the
PVGIS website [259], the whole irradiance incident on the panel G was evalu-
ated to be 931 W/m2, whence Iph(G, 25˝C) « 2.6 A.
Simulations were performed by emulating an architectural shadow falling
on only one panel with the pattern evolution illustrated in Fig. 4.42 during an
1-hour-long time frame, in which a realistic MPPT action was accounted for
by applying a time-dependent voltage Vstring.
The CPU time amounted to about 1 hour on a normal PC in spite of the
5 ˆ 105 PSPICE components. Results are reported in Fig. 4.43, which shows
the key currents of the partially-shaded panel along with the string current
Istring, and in Fig. 4.45, which depicts the temperatures and voltages of the
cells highlighted in Fig. 4.44. All voltages and currents can be monitored in
the entire string macrocircuit, thus offering an easy diagnosis of the shadow
impact, which can be described as follows.
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0 s 900 s 1800 s 2700 s 3600 s
Fig. 4.42. Schematic representations of (a) the string under test and of (b) the shadow
pattern vs. time on the shaded panel.
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Fig. 4.43. Simulated evolution of the currents identified in Fig. 4.42.
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Fig. 4.44. Cell numbering of the shaded panel.
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Between 0 and 900 s, only the corner cell 11 is obscured and enjoys a low
temperature due to the irradiance decrease. Istring decreases since the inverter
follows the MPP by increasing Vstring and the bypass diode is not activated. At
900 s the MPP moves to a lower Vstring, so that the bypass diode of subpanel #1
starts conducting, and Istring increases; in this scenario, cell 11 starts acting as
a load (Vcell11«-9.5 V), thus dissipating power and heating up. As the shadow
over cell 11 enlarges, Isubpanel1 reduces (Ibypass1 grows), the power dissipated
by the cell decreases, and consequently the temperature, after reaching the
maximum (about 90˝C at 1400 s) starts reducing. It must be remarked that
the temperature of cell 12 – which is still generating power – increases due to
its close proximity to cell 11. After 1800 s, the shadow hits first cell 12 and
then 10, the latter being marginally affected by the thermal coupling. At 2200
s, Vcell12 reverses, thus favoring a Vcell11 growth; at 2350 s, Vcell11 exceeds
Vcell12 since Tcell11ąTcell12; as a result, Pcell12ąPcell11 and a brief Tcell12 rise
takes place. Eventually Vcell12=Vcell11 («4.7 V) and Tcell12=Tcell11 at about
2700 s while both cells are cooling down. At 2650 s, cell 10 starts dissipating,
and hence Tcell10 exhibits a slight increase, which turns into a reduction at
3000 s since the whole reverse voltage in subpanel #1 is shared by three cells,
namely, 10, 11, 12 (the common Vcell being equal to -3 V). At 2700 s, cells
9, 13, and 31 (the latter belonging to subpanel #2) are shaded, yet they are
still generating power; from this time instant Tcell9 and Tcell13 reduce due to
the concurrent effect of the steadily decreasing irradiance and of the lowering
temperature of the neighboring cells 11, 12 (and also 10 after a while). At
3300 s, cells 9, 10, 11, 12, 13 of subpanel #1 are pushed into reverse mode. As
subpanel #2 is shaded, a behavior resembling the one described for subpanel
#1 is observed, with cells 31 and 32 playing the role of 11 and 12, respectively.
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Fig. 4.45. (a) Temperatures and (b) voltages of the cells highlighted in Fig. 4.44.

Chapter 5
Conclusions
In this thesis it has been shown that TFB are a viable and easy to implement
possibility for extremely efficient thermal and ET simulations, which are in
high demand due to the ever increasing power and integration density in mod-
ern electronics. In particular:
• An in-house tool has been concieved, developed, and tested for the iden-
tification and synthesis of linear TFBs starting from simulation or mea-
surement data either in time and frequency domain. The synthesis can
be performed with three network topologies (with one being a novel ex-
tension), the performances of which have been compared.
• Parametric TFBs accounting for design parameters (e.g., layout dimen-
sions) have been presented and exploited for thermal analysis of an 8-
finger GaN HEMT.
• A tool denoted as FANTASTIC – based on the MPMM algorithm and
featuring a novel linear TFB – has been presented, showing very high
performance with respect to commercial solutions. FANTASTIC has
been used to study the dynamic thermal behavior of a state-of-the-art
GaAs HBT manufactured by RFMD.
• An automated synthesis routine for a TFB accounting for the tempera-
ture dependence of the thermal conductivity has been developed, and
tested with a detailed thermal analysis of a highly-integrated UTCS
structure.
• Improved Fourier & energy-balance heat propagation simulations have
been performed for extremely detailed 3-D structures of SiGe HBTs
manufactured by Infineon in the framework of European Project DOT-
SEVEN. The impact of the backend process over the thermal resistance
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has been quantified.
• A node clustering strategy has been proposed for effective dynamic sim-
ulations of PDNs. Moreover, the behavior of carbon-based PDNs have
been compared with standard copper, showing an interesting trade-off
between electrical and thermal performances.
• Dynamic ET simulations relying on TFBs have been performed for a
wide variety of applications at device-, circuit-, and system-level includ-
ing: basic analog blocks in advanced technologies – bipolar differential
pair, current mirror, CE amplifier; signal integrity analysis with the study
of temperature-induced delay variations in a UTCS structure; reliability
testing for power devices (UIS and SC); a string of 5 solar panels subject
to architectural shading, presented for the first time in the literature.
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